東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Recent advances in PMOS negative bia...

Mahapatra, Souvik.

FindBook

Google Book

Amazon

博客來

Recent advances in PMOS negative bias temperature instability = characterization and modeling of device architecture, material and process impact /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Recent advances in PMOS negative bias temperature instability/ edited by Souvik Mahapatra.
其他題名:	characterization and modeling of device architecture, material and process impact /
其他作者:	Mahapatra, Souvik.
出版者:	Singapore :Springer Singapore : : 2022.,
面頁冊數:	xxiii, 311 p. :ill., digital ;24 cm.
內容註:	Characterization of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si and SiGe Channel FDSOI MOSFETs -- BTI Analysis Tool (BAT) Model Framework -- BAT Framework Modeling of RMG HKMG SOI FinFETs -- BAT Framework Modeling of RMG HKMG GAA-SNS FETs -- BAT Framework Modeling of RMG HKMG Si and SiGe Channel FinFETs -- BAT Framework Modeling of Gate First HKMG Si Channel MOSFETs -- BAT Framework Modeling of AC NBTI: Stress Mode, Duty Cycle and Frequency -- BAT Framework Modeling of Dimension Scaling in FinFETs and GAA-SNS FETs -- BTI Analysis Tool (BAT) Model Framework - Generation of Interface Traps -- Device Architecture, Material and Process Dependencies of NBTI Parametric Drift -- Physical Mechanism of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si-capped SiGe Channel MOSFETs -- BTI Analysis Tool (BAT) Model Framework - Interface Trap Occupancy and Hole Trapping.
Contained By:	Springer Nature eBook
標題:	Metal oxide semiconductors, Complementary - Effect of temperature on. -
電子資源:	https://doi.org/10.1007/978-981-16-6120-4
ISBN:	9789811661204

Recent advances in PMOS negative bias temperature instability = characterization and modeling of device architecture, material and process impact /
Recent advances in PMOS negative bias temperature instabilitycharacterization and modeling of device architecture, material and process impact /[electronic resource] :edited by Souvik Mahapatra. - Singapore :Springer Singapore :2022. - xxiii, 311 p. :ill., digital ;24 cm.

Characterization of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si and SiGe Channel FDSOI MOSFETs -- BTI Analysis Tool (BAT) Model Framework -- BAT Framework Modeling of RMG HKMG SOI FinFETs -- BAT Framework Modeling of RMG HKMG GAA-SNS FETs -- BAT Framework Modeling of RMG HKMG Si and SiGe Channel FinFETs -- BAT Framework Modeling of Gate First HKMG Si Channel MOSFETs -- BAT Framework Modeling of AC NBTI: Stress Mode, Duty Cycle and Frequency -- BAT Framework Modeling of Dimension Scaling in FinFETs and GAA-SNS FETs -- BTI Analysis Tool (BAT) Model Framework - Generation of Interface Traps -- Device Architecture, Material and Process Dependencies of NBTI Parametric Drift -- Physical Mechanism of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si-capped SiGe Channel MOSFETs -- BTI Analysis Tool (BAT) Model Framework - Interface Trap Occupancy and Hole Trapping.

This book covers advances in Negative Bias Temperature Instability (NBTI) and will prove useful to researchers and professionals in the semiconductor devices areas. NBTI continues to remain as an important reliability issue for CMOS transistors and circuits. Development of NBTI resilient technology relies on utilizing suitable stress conditions, artifact free measurements and accurate physics-based models for the reliable determination of degradation at end-of-life, as well as understanding the process, material and device architectural impacts. This book discusses: Ultra-fast measurements and modelling of parametric drift due to NBTI in different transistor architectures: planar bulk and FDSOI p-MOSFETs, p-FinFETs and GAA-SNS p-FETs, with Silicon and Silicon Germanium channels. BTI Analysis Tool (BAT), a comprehensive physics-based framework, to model the measured time kinetics of parametric drift during and after DC and AC stress, at different stress and recovery biases and temperature, as well as pulse duty cycle and frequency. The Reaction Diffusion (RD) model is used for generated interface traps, Transient Trap Occupancy Model (TTOM) for charge occupancy of the generated interface traps and their contribution, Activated Barrier Double Well Thermionic (ABDWT) model for hole trapping in pre-existing bulk gate insulator traps, and Reaction Diffusion Drift (RDD) model for bulk trap generation in the BAT framework; NBTI parametric drift is due to uncorrelated contributions from the trap generation (interface, bulk) and trapping processes. Analysis and modelling of Nitrogen incorporation into the gate insulator, Germanium incorporation into the channel, and mechanical stress effects due to changes in the transistor layout or device dimensions; similarities and differences of (100) surface dominated planar and GAA MOSFETs and (110) sidewall dominated FinFETs are analysed.

ISBN: 9789811661204

Standard No.: 10.1007/978-981-16-6120-4doiSubjects--Topical Terms:

3590423
Metal oxide semiconductors, Complementary
--Effect of temperature on.

LC Class. No.: TK7871.99.M44 / R43 2022

Dewey Class. No.: 621.3815

Recent advances in PMOS negative bias temperature instability = characterization and modeling of device architecture, material and process impact /
LDR:03908nmm a2200325 a 4500 001 2296085
003 DE-He213
005 20211125160054.0
006 m d
007 cr nn 008maaau
008 230324s2022 si s 0 eng d
020 $a 9789811661204 $q (electronic bk.)
020 $a 9789811661198 $q (paper)
024 7 $a 10.1007/978-981-16-6120-4 $2 doi
035 $a 978-981-16-6120-4
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7871.99.M44 $b R43 2022
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
090 $a TK7871.99.M44 $b R295 2022
245 0 0 $a Recent advances in PMOS negative bias temperature instability $h [electronic resource] : $b characterization and modeling of device architecture, material and process impact / $c edited by Souvik Mahapatra.
260 $a Singapore : $b Springer Singapore : $b Imprint: Springer, $c 2022.
300 $a xxiii, 311 p. : $b ill., digital ; $c 24 cm.
505 0 $a Characterization of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si and SiGe Channel FDSOI MOSFETs -- BTI Analysis Tool (BAT) Model Framework -- BAT Framework Modeling of RMG HKMG SOI FinFETs -- BAT Framework Modeling of RMG HKMG GAA-SNS FETs -- BAT Framework Modeling of RMG HKMG Si and SiGe Channel FinFETs -- BAT Framework Modeling of Gate First HKMG Si Channel MOSFETs -- BAT Framework Modeling of AC NBTI: Stress Mode, Duty Cycle and Frequency -- BAT Framework Modeling of Dimension Scaling in FinFETs and GAA-SNS FETs -- BTI Analysis Tool (BAT) Model Framework - Generation of Interface Traps -- Device Architecture, Material and Process Dependencies of NBTI Parametric Drift -- Physical Mechanism of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si-capped SiGe Channel MOSFETs -- BTI Analysis Tool (BAT) Model Framework - Interface Trap Occupancy and Hole Trapping.
520 $a This book covers advances in Negative Bias Temperature Instability (NBTI) and will prove useful to researchers and professionals in the semiconductor devices areas. NBTI continues to remain as an important reliability issue for CMOS transistors and circuits. Development of NBTI resilient technology relies on utilizing suitable stress conditions, artifact free measurements and accurate physics-based models for the reliable determination of degradation at end-of-life, as well as understanding the process, material and device architectural impacts. This book discusses: Ultra-fast measurements and modelling of parametric drift due to NBTI in different transistor architectures: planar bulk and FDSOI p-MOSFETs, p-FinFETs and GAA-SNS p-FETs, with Silicon and Silicon Germanium channels. BTI Analysis Tool (BAT), a comprehensive physics-based framework, to model the measured time kinetics of parametric drift during and after DC and AC stress, at different stress and recovery biases and temperature, as well as pulse duty cycle and frequency. The Reaction Diffusion (RD) model is used for generated interface traps, Transient Trap Occupancy Model (TTOM) for charge occupancy of the generated interface traps and their contribution, Activated Barrier Double Well Thermionic (ABDWT) model for hole trapping in pre-existing bulk gate insulator traps, and Reaction Diffusion Drift (RDD) model for bulk trap generation in the BAT framework; NBTI parametric drift is due to uncorrelated contributions from the trap generation (interface, bulk) and trapping processes. Analysis and modelling of Nitrogen incorporation into the gate insulator, Germanium incorporation into the channel, and mechanical stress effects due to changes in the transistor layout or device dimensions; similarities and differences of (100) surface dominated planar and GAA MOSFETs and (110) sidewall dominated FinFETs are analysed.
650 0 $a Metal oxide semiconductors, Complementary $x Effect of temperature on. $3 3590423
650 0 $a Metal oxide semiconductors, Complementary $x Reliability. $3 2055948
650 1 4 $a Circuits and Systems. $3 896527
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 893838
650 2 4 $a Solid State Physics. $3 1066374
700 1 $a Mahapatra, Souvik. $3 2179170
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-981-16-6120-4
950 $a Engineering (SpringerNature-11647)