Language:
English
繁體中文
Help
回圖書館首頁
手機版館藏查詢
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Noise analysis and optimization in m...
~
Heydari, Payam.
Linked to FindBook
Google Book
Amazon
博客來
Noise analysis and optimization in mixed-signal VLSI circuits.
Record Type:
Language materials, printed : Monograph/item
Title/Author:
Noise analysis and optimization in mixed-signal VLSI circuits./
Author:
Heydari, Payam.
Description:
142 p.
Notes:
Adviser: Massoud Pedram.
Contained By:
Dissertation Abstracts International63-12B.
Subject:
Engineering, Electronics and Electrical. -
Online resource:
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3073790
ISBN:
0493938958
Noise analysis and optimization in mixed-signal VLSI circuits.
Heydari, Payam.
Noise analysis and optimization in mixed-signal VLSI circuits.
- 142 p.
Adviser: Massoud Pedram.
Thesis (Ph.D.)--University of Southern California, 2002.
The new methods and formulations presented in this thesis represent efficient and accurate techniques for the noise analysis and optimization in the mixed-signal VLSI circuits.
ISBN: 0493938958Subjects--Topical Terms:
626636
Engineering, Electronics and Electrical.
Noise analysis and optimization in mixed-signal VLSI circuits.
LDR
:02934nam 2200325 a 45
001
936171
005
20110510
008
110510s2002 eng d
020
$a
0493938958
035
$a
(UnM)AAI3073790
035
$a
AAI3073790
040
$a
UnM
$c
UnM
100
1
$a
Heydari, Payam.
$3
899597
245
1 0
$a
Noise analysis and optimization in mixed-signal VLSI circuits.
300
$a
142 p.
500
$a
Adviser: Massoud Pedram.
500
$a
Source: Dissertation Abstracts International, Volume: 63-12, Section: B, page: 6004.
502
$a
Thesis (Ph.D.)--University of Southern California, 2002.
520
$a
The new methods and formulations presented in this thesis represent efficient and accurate techniques for the noise analysis and optimization in the mixed-signal VLSI circuits.
520
$a
The research presented in this dissertation focuses on noise analysis and optimization in high-frequency mixed-signal VLSI circuits.
520
$a
Rapid advances in VLSI technology have enabled us to reduce the minimum feature sizes of transistors to sub-quarter microns and the switching times of MOS transistors to tens of picoseconds or even less. Unfortunately, this comes at a cost. Digital circuits have become subject to the same type of problem that analog integrated circuits have been affected by since their inception. That problem is <italic>noise</italic>. Although device noise sources (i.e., shot noise, flicker noise, thermal noise) are still not an issue in the digital circuits performance, external noise sources (i.e., crosstalk, power/ground (P/G) bounce) significantly degrade the performance and the reliability of digital integrated circuits.
520
$a
As a first step toward understanding the noise effects, we explore circuit properties that help us derive closed-form expressions for the capacitive crosstalk noise of RC interconnects as well as the power/ground noise due to the switchings of off-chip drivers.
520
$a
We study the effect of the (P/G) noise on the timing jitter of the phase-locked loop (PLL) clock generators. Stochastic models of the P/G noise in VLSI circuits for different values of on-chip decoupling capacitances are presented. The PLL timing jitter is predicted in terms of the statistical properties of the P/G noise.
520
$a
Finally, in order to capture all the effects of on-chip interconnect, we provide model-order reduction techniques that use the balanced truncation method and extend this technique to a new spectrally-weighted balanced truncation that reshapes the frequency spectrum and accounts for process variations in order to obtain a new variational spectrally-weighted balanced truncation method.
590
$a
School code: 0208.
650
4
$a
Engineering, Electronics and Electrical.
$3
626636
690
$a
0544
710
2 0
$a
University of Southern California.
$3
700129
773
0
$t
Dissertation Abstracts International
$g
63-12B.
790
$a
0208
790
1 0
$a
Pedram, Massoud,
$e
advisor
791
$a
Ph.D.
792
$a
2002
856
4 0
$u
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3073790
based on 0 review(s)
Location:
ALL
電子資源
Year:
Volume Number:
Items
1 records • Pages 1 •
1
Inventory Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
W9106757
電子資源
11.線上閱覽_V
電子書
EB W9106757
一般使用(Normal)
On shelf
0
1 records • Pages 1 •
1
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login