東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

High speed floating analog to digita...

Wang, Hongwei.

FindBook

Google Book

Amazon

博客來

High speed floating analog to digital converter and interpolating digital to analog converter.

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	High speed floating analog to digital converter and interpolating digital to analog converter./
作者:	Wang, Hongwei.
面頁冊數:	204 p.
附註:	Source: Dissertation Abstracts International, Volume: 62-01, Section: B, page: 0450.
Contained By:	Dissertation Abstracts International62-01B.
標題:	Engineering, Electronics and Electrical. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3001522
ISBN:	0493101535

High speed floating analog to digital converter and interpolating digital to analog converter.
Wang, Hongwei.

High speed floating analog to digital converter and interpolating digital to analog converter. - 204 p.

Source: Dissertation Abstracts International, Volume: 62-01, Section: B, page: 0450.

Thesis (Ph.D.)--Chinese University of Hong Kong (People's Republic of China), 2001.

The goal of this research is to study the advanced architectures of data converters used in modern digital-signal-processing systems. This dissertation is separated into two parts: the first part presents my invention on high speed analog to digital converters (ADCs), and the second part focuses on high speed interpolators and interpolating digital-to-analog converters (DACs).

ISBN: 0493101535Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

High speed floating analog to digital converter and interpolating digital to analog converter.
LDR:04015nam 2200289 a 45 001 935874
005 20110510
008 110510s2001 eng d
020 $a 0493101535
035 $a (UnM)AAI3001522
035 $a AAI3001522
040 $a UnM $c UnM
100 1 $a Wang, Hongwei. $3 1005805
245 1 0 $a High speed floating analog to digital converter and interpolating digital to analog converter.
300 $a 204 p.
500 $a Source: Dissertation Abstracts International, Volume: 62-01, Section: B, page: 0450.
500 $a Supervisor: Chan Cheong Fat.
502 $a Thesis (Ph.D.)--Chinese University of Hong Kong (People's Republic of China), 2001.
520 $a The goal of this research is to study the advanced architectures of data converters used in modern digital-signal-processing systems. This dissertation is separated into two parts: the first part presents my invention on high speed analog to digital converters (ADCs), and the second part focuses on high speed interpolators and interpolating digital-to-analog converters (DACs).
520 $a In the first part, I will present a new type of analog-to-digital converter (ADC) called floating analog-to-digital converter (FADC). The new FADC has the following advantages over existing designs, simple architecture, small size, low power dissipation, high speed, and adaptive time sampling interval characteristics. The high speed FADC can replace all existing high speed ADCs, such as folding, interpolating, pipeline and multistep ADCs. I designed and fabricated 6-bit, 8-bit, 10-bit and 12-bit FADCs. The experimental results indicated the FADCs have very good characteristics. The sampling speeds of 6-bit, 8-bit, 10-bit and 12-bit FADCs reach 800, 650, 150 and 80Ms/s respectively. These speeds are about three times faster than the other reported CMOS mutlistep, folding and interpolating ADCs in the journals. Moreover, the FADCs have the lowest reported power dissipation of 50, 60, 50 and 110mWatts for 6-bit, 8-bit, 10-bit and 12-bit at 5v respectively. The die sizes of the FADCs are 0.2, 0.35, 0.3 and 0.5 mm<super>2</super> respectively, which are approximately ten times smaller than the other ADCs. The test chips are manufactured by a double poly treble metal 0.6μm CMOS technology. The new FADC can be implemented as two or multi-steps structure. The unique structure of the FADC makes it suitable for automatic design tool such as VHDL.
520 $a The second part of my dissertation is focused on DAC designs using interpolation technique. I will present sinc interpolation theory and technology, derive the limited-time sampling and reconstructing theorems as well as interpolating equations. I have deigned three sinc function (2X, 4X and 8X) interpolators with a single poly double metal 0.8μm CMOS technology. The speeds of 2X, 4X and 8X sinc interpolators are 50MHz, 40MHz and 30MHz respectively. The size of a 2X sinc interpolator is 3 x 2.5 mm<super>2</super>. The power dissipation of the test chip is 80mwatts at 50MHz and 5V supply. Besides the sinc interpolator, I have also developed the 16X linear interpolating and curve interpolating DACs to increase the sampling rate. The linear and curve interpolating DACs (LIDAC and CIDAC) can operate as high as 500MHz. The measurement results indicated that the LIDAC and CIDAC can indeed ease the requirements of ADC and DSP. I used a CMOS single poly double mental 0.8μm CMOS process to manufacture the chip. The test chip size is 2.4 x 2.4 mm<super>2</super>. The power supply is 5v and the power dissipation is 60mwatts. The SNDRs of the linear and curve interpolating DACs are 68dB and 69dB respectively, which is about 18 dB better than an R-2R DAC (51 dB measured SNDR) operating under the same condition.
590 $a School code: 1307.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a Chinese University of Hong Kong (People's Republic of China). $3 1249360
773 0 $t Dissertation Abstracts International $g 62-01B.
790 $a 1307
790 1 0 $a Fat, Chan Cheong, $e advisor
791 $a Ph.D.
792 $a 2001
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3001522