語系:
繁體中文
English
說明(常見問題)
回圖書館首頁
手機版館藏查詢
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
The gm/ID Methodology, a sizing tool...
~
SpringerLink (Online service)
FindBook
Google Book
Amazon
博客來
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuits = the semi-empirical and compact model approaches /
紀錄類型:
書目-語言資料,印刷品 : Monograph/item
正題名/作者:
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuits/ by Paul Jespers.
其他題名:
the semi-empirical and compact model approaches /
作者:
Jespers, Paul.
出版者:
Boston, MA :Springer Science+Business Media, LLC, : 2010.,
面頁冊數:
xvi, 171 p. :ill., digital ;24 cm.
叢書名:
Analog circuits and signal processing
Contained By:
Springer eBooks
標題:
Linear integrated circuits - Design and construction. -
電子資源:
http://dx.doi.org/10.1007/978-0-387-47101-3
ISBN:
9780387471006 (paper)
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuits = the semi-empirical and compact model approaches /
Jespers, Paul.
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuits
the semi-empirical and compact model approaches /[electronic resource] :by Paul Jespers. - Boston, MA :Springer Science+Business Media, LLC,2010. - xvi, 171 p. :ill., digital ;24 cm. - Analog circuits and signal processing.
ISBN: 9780387471006 (paper)Subjects--Topical Terms:
655292
Linear integrated circuits
--Design and construction.
LC Class. No.: TK7871.99.M44 / J47 2010
Dewey Class. No.: 621.3815
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuits = the semi-empirical and compact model approaches /
LDR
:00825nam 2200229 a 45
001
905076
003
Springer
005
20101228
006
m d
007
cr nn 008maaau
008
101228s2010 mau s j eng d
020
$a
9780387471006 (paper)
020
$a
9780387471013 (electronic bk.)
035
$a
978-0-387-47100-6
050
0 4
$a
TK7871.99.M44
$b
J47 2010
082
0 4
$a
621.3815
$2
22
100
1
$a
Jespers, Paul.
$3
1086200
245
1 4
$a
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS circuits
$h
[electronic resource] :
$b
the semi-empirical and compact model approaches /
$c
by Paul Jespers.
260
$a
Boston, MA :
$c
2010.
$b
Springer Science+Business Media, LLC,
300
$a
xvi, 171 p. :
$b
ill., digital ;
$c
24 cm.
440
0
$a
Analog circuits and signal processing
650
0
$a
Linear integrated circuits
$x
Design and construction.
$3
655292
650
0
$a
Low voltage integrated circuits
$x
Design and construction.
$3
699876
650
0
$a
Metal oxide semiconductors, Complementary
$x
Design and construction.
$3
665042
650
1 4
$a
Engineering.
$3
586835
650
2 4
$a
Circuits and Systems.
$3
896527
650
2 4
$a
Processor Architectures.
$3
892680
650
2 4
$a
Solid State Physics.
$3
1066374
650
2 4
$a
Spectroscopy and Microscopy.
$3
1066375
710
2
$a
SpringerLink (Online service)
$3
836513
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-0-387-47101-3
950
$a
Engineering (Springer-11647)
筆 0 讀者評論
館藏地:
全部
電子資源
出版年:
卷號:
館藏
1 筆 • 頁數 1 •
1
條碼號
典藏地名稱
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
W9090430
電子資源
11.線上閱覽_V
電子書
EB W9090430
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
評論
新增評論
分享你的心得
Export
取書館
處理中
...
變更密碼
登入