東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Customizable embedded processors = d...

Leupers, Rainer.

FindBook

Google Book

Amazon

博客來

Customizable embedded processors = design technologies and applications /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Customizable embedded processors/ Paolo Ienne and Rainer Leupers.
其他題名:	design technologies and applications /
作者:	Ienne, Paolo.
其他作者:	Leupers, Rainer.
出版者:	San Francisco, Calif. :Morgan Kaufmann ; : 2006.,
面頁冊數:	xxviii, 497 p. :ill. ;25 cm.
內容註:	Introduction -- Business Opportunities: The Case of Wireless Applications -- Logistic Challenges: Lofty Ambitions and Stark Realities of Customizing Processors -- Architectural Description Languages -- Retargetable Toolsets -- Processor Configuration -- Automatic Instruction-Set Extensions -- Challenges to Automatic Customization -- Toolset Support for Instruction-Set Extensions -- Coprocessor Generation from Executable Code -- Datapath Synthesis -- Instruction Matching and Modelling -- Processor Verification -- Sub-RISC Processors -- An ASIP for UMTS-FDD Cell Search -- Hardware/software Trade-offs for Advanced 3G Channel Decoding -- FPGA-Based Processor Implementation -- Designing a H.264 Encoder with Real-World Tradeoffs.
標題:	Embedded computer systems - Design. -
電子資源:	http://www.engineeringvillage.com/controller/servlet/OpenURL?genre=book&isbn=9780123695260An electronic book accessible through the World Wide Web; click for information
電子資源:	http://www.sciencedirect.com/science/book/9780123695260An electronic book accessible through the World Wide Web; click for information
ISBN:	0123695260

Customizable embedded processors = design technologies and applications /
Ienne, Paolo.

Customizable embedded processorsdesign technologies and applications /[electronic resource] :Paolo Ienne and Rainer Leupers. - San Francisco, Calif. :Morgan Kaufmann ;2006. - xxviii, 497 p. :ill. ;25 cm.

Introduction -- Business Opportunities: The Case of Wireless Applications -- Logistic Challenges: Lofty Ambitions and Stark Realities of Customizing Processors -- Architectural Description Languages -- Retargetable Toolsets -- Processor Configuration -- Automatic Instruction-Set Extensions -- Challenges to Automatic Customization -- Toolset Support for Instruction-Set Extensions -- Coprocessor Generation from Executable Code -- Datapath Synthesis -- Instruction Matching and Modelling -- Processor Verification -- Sub-RISC Processors -- An ASIP for UMTS-FDD Cell Search -- Hardware/software Trade-offs for Advanced 3G Channel Decoding -- FPGA-Based Processor Implementation -- Designing a H.264 Encoder with Real-World Tradeoffs.

Customizable processors have been described as the next natural step in the evolution of the microprocessor business: a step in the life of a new technology where top performance alone is no longer sufficient to guarantee market success. Other factors become fundamental, such as time to market, convenience, energy efficiency, and ease of customization. This book is the first to explore comprehensively one of the most fundamental trends which emerged in the last decade: to treat processors not as rigid, fixed entities, which designers include as is in their products; but rather, to build sound methodologies to tailor-fit processors to the specific needs of such products. This book addresses the goal of maintaining a very large family of processors, with a wide range of features, at a cost comparable to that of maintaining a single processor. First book to present comprehensively the major ASIP design methodologies and tools without any particular bias. Written by most of the pioneers and top international experts of this young domain. Unique mix of management perspective, technical detail, research outlook, and practical implementation.

Electronic reproduction.
Amsterdam :
Elsevier Science & Technology,
2007.

Mode of access: World Wide Web.

ISBN: 0123695260

Source: 116395:116493Elsevier Science & Technologyhttp://www.sciencedirect.comSubjects--Topical Terms:

1001793
Embedded computer systems
--Design.Index Terms--Genre/Form:

542853
Electronic books.

LC Class. No.: TK7895.E42 / I455 2007eb

Dewey Class. No.: 004.16

Customizable embedded processors = design technologies and applications /
LDR:03422cam 2200325 a 45 001 892930
003 OCoLC
005 20101126
006 m d
007 cr cn|||||||||
008 101126s2006 caua o 000 0 eng d
020 $a 0123695260
020 $a 9780123695260
029 1 $a NZ1 $b 11778468
035 $a (OCoLC)162573353
035 $a ocn162573353
037 $a 116395:116493 $b Elsevier Science & Technology $n http://www.sciencedirect.com
040 $a OPELS $c OPELS $d YDXCP
049 $a TEFA
050 1 4 $a TK7895.E42 $b I455 2007eb
082 0 4 $a 004.16 $2 22
100 1 $a Ienne, Paolo. $3 1068191
245 1 0 $a Customizable embedded processors $h [electronic resource] : $b design technologies and applications / $c Paolo Ienne and Rainer Leupers.
260 $a San Francisco, Calif. : $a Oxford : $c 2006. $b Morgan Kaufmann ; $b Elsevier Science [distributor],
300 $a xxviii, 497 p. : $b ill. ; $c 25 cm.
505 0 $a Introduction -- Business Opportunities: The Case of Wireless Applications -- Logistic Challenges: Lofty Ambitions and Stark Realities of Customizing Processors -- Architectural Description Languages -- Retargetable Toolsets -- Processor Configuration -- Automatic Instruction-Set Extensions -- Challenges to Automatic Customization -- Toolset Support for Instruction-Set Extensions -- Coprocessor Generation from Executable Code -- Datapath Synthesis -- Instruction Matching and Modelling -- Processor Verification -- Sub-RISC Processors -- An ASIP for UMTS-FDD Cell Search -- Hardware/software Trade-offs for Advanced 3G Channel Decoding -- FPGA-Based Processor Implementation -- Designing a H.264 Encoder with Real-World Tradeoffs.
520 $a Customizable processors have been described as the next natural step in the evolution of the microprocessor business: a step in the life of a new technology where top performance alone is no longer sufficient to guarantee market success. Other factors become fundamental, such as time to market, convenience, energy efficiency, and ease of customization. This book is the first to explore comprehensively one of the most fundamental trends which emerged in the last decade: to treat processors not as rigid, fixed entities, which designers include as is in their products; but rather, to build sound methodologies to tailor-fit processors to the specific needs of such products. This book addresses the goal of maintaining a very large family of processors, with a wide range of features, at a cost comparable to that of maintaining a single processor. First book to present comprehensively the major ASIP design methodologies and tools without any particular bias. Written by most of the pioneers and top international experts of this young domain. Unique mix of management perspective, technical detail, research outlook, and practical implementation.
533 $a Electronic reproduction. $b Amsterdam : $c Elsevier Science & Technology, $d 2007. $n Mode of access: World Wide Web. $n System requirements: Web browser. $n Title from title screen (viewed on Aug. 2, 2007). $n Access may be restricted to users at subscribing institutions.
650 0 $a Embedded computer systems $x Design. $3 1001793
650 0 $a Embedded computer systems. $3 582088
655 7 $a Electronic books. $2 lcsh $3 542853
700 1 $a Leupers, Rainer. $3 907786
710 2 $a ScienceDirect (Online service) $3 848416
856 4 0 $3 Referex $u http://www.engineeringvillage.com/controller/servlet/OpenURL?genre=book&isbn=9780123695260 $z An electronic book accessible through the World Wide Web; click for information
856 4 0 $3 ScienceDirect $u http://www.sciencedirect.com/science/book/9780123695260 $z An electronic book accessible through the World Wide Web; click for information
938 $a YBP Library Services $b YANK $n 2398129
994 $a C0 $b TEF