東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Nanoscale Device Design: A TCAD Anal...

Totorica, Nathan.

FindBook

Google Book

Amazon

博客來

Nanoscale Device Design: A TCAD Analysis of 2nm GAAFET Nanosheet.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Nanoscale Device Design: A TCAD Analysis of 2nm GAAFET Nanosheet./
作者:	Totorica, Nathan.
出版者:	Ann Arbor : ProQuest Dissertations & Theses, : 2024,
面頁冊數:	43 p.
附註:	Source: Masters Abstracts International, Volume: 85-11.
Contained By:	Masters Abstracts International85-11.
標題:	Engineering. -
電子資源:	https://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31238349
ISBN:	9798382732558

Nanoscale Device Design: A TCAD Analysis of 2nm GAAFET Nanosheet.
Totorica, Nathan.

Nanoscale Device Design: A TCAD Analysis of 2nm GAAFET Nanosheet. - Ann Arbor : ProQuest Dissertations & Theses, 2024 - 43 p.

Source: Masters Abstracts International, Volume: 85-11.

Thesis (M.S.)--University of Idaho, 2024.

The size of field effect transistors used in CMOS integrated circuits shrinks over each technology node to achieve lower power consumption, higher performance, and higher density. The increase in electrostatic control and reduced short channel effects (SCE) are key benefits to adopting new architectures like Gate-All-Around FET (GAAFET) to meet scaling requirements for next generation process nodes. Advanced architectures in the nanometer regime bring unique design challenges that require thorough characterization of device performance to ensure a successful and robust implementation. Sentaurus TCAD provides a valuable tool to begin exploring the many design choices faced when encountering a novel structure such as GAAFET. Design choices around device geometries and materials can be simulated to understand impacts on performance. In this work, several of these design choices are explored, such as channel geometry, vertical channel stacking, and spacer material options, all while using the projected parameters of the 2nm node. Key device metrics like transfer characteristics, SCE, extension resistance, and gate capacitances are used to create a basis for evaluating the design health. The devices designed using TCAD are then simulated at the circuit level to further explore tradeoffs and provide additional figure of merits into device performance.

ISBN: 9798382732558Subjects--Topical Terms:

586835
Engineering.
Subjects--Index Terms:

Gate-All-Around FET

Nanoscale Device Design: A TCAD Analysis of 2nm GAAFET Nanosheet.
LDR:02487nmm a2200397 4500 001 2401606
005 20241022110534.5
006 m o d
007 cr#unu||||||||
008 251215s2024 ||||||||||||||||| ||eng d
020 $a 9798382732558
035 $a (MiAaPQ)AAI31238349
035 $a AAI31238349
035 $a 2401606
040 $a MiAaPQ $c MiAaPQ
100 1 $a Totorica, Nathan. $3 3771705
245 1 0 $a Nanoscale Device Design: A TCAD Analysis of 2nm GAAFET Nanosheet.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2024
300 $a 43 p.
500 $a Source: Masters Abstracts International, Volume: 85-11.
500 $a Advisor: Li, Feng.
502 $a Thesis (M.S.)--University of Idaho, 2024.
520 $a The size of field effect transistors used in CMOS integrated circuits shrinks over each technology node to achieve lower power consumption, higher performance, and higher density. The increase in electrostatic control and reduced short channel effects (SCE) are key benefits to adopting new architectures like Gate-All-Around FET (GAAFET) to meet scaling requirements for next generation process nodes. Advanced architectures in the nanometer regime bring unique design challenges that require thorough characterization of device performance to ensure a successful and robust implementation. Sentaurus TCAD provides a valuable tool to begin exploring the many design choices faced when encountering a novel structure such as GAAFET. Design choices around device geometries and materials can be simulated to understand impacts on performance. In this work, several of these design choices are explored, such as channel geometry, vertical channel stacking, and spacer material options, all while using the projected parameters of the 2nm node. Key device metrics like transfer characteristics, SCE, extension resistance, and gate capacitances are used to create a basis for evaluating the design health. The devices designed using TCAD are then simulated at the circuit level to further explore tradeoffs and provide additional figure of merits into device performance.
590 $a School code: 0089.
650 4 $a Engineering. $3 586835
650 4 $a Nanoscience. $3 587832
650 4 $a Applied physics. $3 3343996
650 4 $a Electrical engineering. $3 649834
653 $a Gate-All-Around FET
653 $a Short channel effects
653 $a Electrostatics
653 $a Spacer materials
690 $a 0537
690 $a 0565
690 $a 0544
690 $a 0215
710 2 $a University of Idaho. $b Electrical and Computer Engineering. $3 2103966
773 0 $t Masters Abstracts International $g 85-11.
790 $a 0089
791 $a M.S.
792 $a 2024
793 $a English
856 4 0 $u https://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31238349