東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Improving Energy Efficiency for CGRA...

Nayak, Ankita,

FindBook

Google Book

Amazon

博客來

Improving Energy Efficiency for CGRA Architectures /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Improving Energy Efficiency for CGRA Architectures // Ankita Nayak.
作者:	Nayak, Ankita,
面頁冊數:	1 electronic resource (118 pages)
附註:	Source: Dissertations Abstracts International, Volume: 84-12, Section: B.
Contained By:	Dissertations Abstracts International84-12B.
標題:	Energy efficiency. -
電子資源:	https://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=30462661
ISBN:	9798379652173

Improving Energy Efficiency for CGRA Architectures /
Nayak, Ankita,

Improving Energy Efficiency for CGRA Architectures /Ankita Nayak. - 1 electronic resource (118 pages)

Source: Dissertations Abstracts International, Volume: 84-12, Section: B.

The rise of edge computing has resulted in a growing need for executing computationally intensive tasks within strict energy constraints. ASICs are typically used to achieve high performance and energy efficiency, but at the expense of hardware flexibility. Given the fast-paced evolution of edge applications, there is a pressing requirement for flexible yet energy-efficient architectures that can keep up with the latest trends.Traditionally, reconfigurable computing devices have used processors, where instructions configure the processor in each clock cycle to perform the desired operation. More recently, researchers have explored using Field Programmable Gate Arrays (FPGA), and Coarse-Grained Reconfigurable Architectures (CGRA), which configure the hardware in space (and not time) to provide programmable computing devices. In the space of spatial programmable architectures, CGRAs are a promising alternative to FPGAs due to their higher energy efficiency that comes from operating at a word-level granularity in logic and routing.This thesis introduces two methods to improve the energy efficiency of CGRAs. First, low-accesscost distributed memories are introduced into the processing elements. While similar to conventional register files, these memories are optimized to work with applications with streaming data, so they "push" the data to the computing elements. These memories help improve the energy efficiency of Deep Neural Network (DNN) applications on the CGRAs. The second method aims to improve the energy efficiency of CGRAs by introducing low-overhead fine-grained power domains to better optimize both active and idle power. Both these techniques have been integrated into a taped out SoC with a CGRA optimized for Deep Learning and Computer Vision applications.

English

ISBN: 9798379652173Subjects--Topical Terms:

3555643
Energy efficiency.

Improving Energy Efficiency for CGRA Architectures /
LDR:03164nmm a22003973i 4500 001 2400428
005 20250522084123.5
006 m o d
007 cr|nu||||||||
008 251215s2023 miu||||||m |||||||eng d
020 $a 9798379652173
035 $a (MiAaPQD)AAI30462661
035 $a (MiAaPQD)STANFORDzr485yv5879
035 $a AAI30462661
040 $a MiAaPQD $b eng $c MiAaPQD $e rda
100 1 $a Nayak, Ankita, $e author. $3 3770416
245 1 0 $a Improving Energy Efficiency for CGRA Architectures / $c Ankita Nayak.
264 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2023
300 $a 1 electronic resource (118 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 84-12, Section: B.
500 $a Advisors: Hanrahan, Pat; Raina, Priyanka; Horowitz, Mark Committee members: Bent, Stacey F.
502 $b Ph.D. $c Stanford University $d 2023.
520 $a The rise of edge computing has resulted in a growing need for executing computationally intensive tasks within strict energy constraints. ASICs are typically used to achieve high performance and energy efficiency, but at the expense of hardware flexibility. Given the fast-paced evolution of edge applications, there is a pressing requirement for flexible yet energy-efficient architectures that can keep up with the latest trends.Traditionally, reconfigurable computing devices have used processors, where instructions configure the processor in each clock cycle to perform the desired operation. More recently, researchers have explored using Field Programmable Gate Arrays (FPGA), and Coarse-Grained Reconfigurable Architectures (CGRA), which configure the hardware in space (and not time) to provide programmable computing devices. In the space of spatial programmable architectures, CGRAs are a promising alternative to FPGAs due to their higher energy efficiency that comes from operating at a word-level granularity in logic and routing.This thesis introduces two methods to improve the energy efficiency of CGRAs. First, low-accesscost distributed memories are introduced into the processing elements. While similar to conventional register files, these memories are optimized to work with applications with streaming data, so they "push" the data to the computing elements. These memories help improve the energy efficiency of Deep Neural Network (DNN) applications on the CGRAs. The second method aims to improve the energy efficiency of CGRAs by introducing low-overhead fine-grained power domains to better optimize both active and idle power. Both these techniques have been integrated into a taped out SoC with a CGRA optimized for Deep Learning and Computer Vision applications.
546 $a English
590 $a School code: 0212
650 4 $a Energy efficiency. $3 3555643
650 4 $a Breakdowns. $3 3682712
650 4 $a Ponds. $3 3564818
650 4 $a Energy consumption. $3 631630
650 4 $a Neural networks. $3 677449
650 4 $a Energy. $3 876794
690 $a 0800
690 $a 0791
710 2 $a Stanford University. $e degree granting institution. $3 3765820
720 1 $a Hanrahan, Pat $e degree supervisor.
720 1 $a Raina, Priyanka $e degree supervisor.
720 1 $a Horowitz, Mark $e degree supervisor.
773 0 $t Dissertations Abstracts International $g 84-12B.
790 $a 0212
791 $a Ph.D.
792 $a 2023
856 4 0 $u https://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=30462661