東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

FindBook

Google Book

Amazon

博客來

Accelerating network functions using reconfigurable hardware = design and validation of high throughput and low latency network functions at the access edge /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Accelerating network functions using reconfigurable hardware/ by Ralf Kundel.
其他題名:	design and validation of high throughput and low latency network functions at the access edge /
作者:	Kundel, Ralf.
出版者:	Cham :Springer Nature Switzerland : : 2024.,
面頁冊數:	xvi, 177 p. :ill. (some col.), digital ;24 cm.
附註:	"Doctoral Thesis accepted by Technical University of Darmstadt, Darmstadt, Germany."
內容註:	Introduction -- Background and State-of-the Art -- Design of QOS-Aware Network Functions -- P4sta: High precision network Function Benchmarking -- Evaluation.
Contained By:	Springer Nature eBook
標題:	Adaptive computing systems. -
電子資源:	https://doi.org/10.1007/978-3-031-52872-9
ISBN:	9783031528729

Accelerating network functions using reconfigurable hardware = design and validation of high throughput and low latency network functions at the access edge /
Kundel, Ralf.

Accelerating network functions using reconfigurable hardwaredesign and validation of high throughput and low latency network functions at the access edge /[electronic resource] :by Ralf Kundel. - Cham :Springer Nature Switzerland :2024. - xvi, 177 p. :ill. (some col.), digital ;24 cm. - Springer theses,2190-5061. - Springer theses..

"Doctoral Thesis accepted by Technical University of Darmstadt, Darmstadt, Germany."

Introduction -- Background and State-of-the Art -- Design of QOS-Aware Network Functions -- P4sta: High precision network Function Benchmarking -- Evaluation.

This book reports on new concepts and methods to design network functions on programmable hardware to accelerate connectivity. First, it introduces the host bypassing concept for improved integration of hardware accelerators in computer systems operating 5G radio access networks. This novel concept bypassed the system's main memory and established direct connectivity between the accelerator and network interface card. This concept leads to improved throughput and significantly lowered latency jitter compared to existing methods. Second, the book analyzes different programmable hardware technologies for hardware-accelerated Internet subscriber handling, including three P4-programmable platforms and FPGAs. It shows that all the approaches have excellent performance and are suitable for Internet access creation. In turn, it presents a fully-fledged accelerated User Plane Function (UPF) designed upon these concepts and its testing in an end-to-end 5G standalone network. Third, it analyses and demonstrates the usability of Active Queue Management (AQM) algorithms on programmable hardware as an expansion to the access edge. It shows the feasibility of the CoDel AQM algorithm and discusses the challenges and constraints to be considered when limited hardware is used, resulting in significant improvements in the Quality of Service. Furthermore, the P4STA measurement framework is introduced, a network function benchmarking concept combing precise hardware-based time measurement methods with software-based load generation to simultaneously ensure high measurement accuracy and flexibility. Researchers and professionals will find in this book new solutions to improve both fixed and mobile internet access networks, offering an informative and inspiring reading for researchers and professionals involved in building the next generation of access edge networks and underlying technology.

ISBN: 9783031528729

Standard No.: 10.1007/978-3-031-52872-9doiSubjects--Topical Terms:

628890
Adaptive computing systems.

LC Class. No.: QA76.9.A3

Dewey Class. No.: 004

Accelerating network functions using reconfigurable hardware = design and validation of high throughput and low latency network functions at the access edge /
LDR:03274nmm a22003495a 4500 001 2370279
003 DE-He213
005 20240419091828.0
006 m d
007 cr nn 008maaau
008 241127s2024 sz s 0 eng d
020 $a 9783031528729 $q (electronic bk.)
020 $a 9783031528712 $q (paper)
024 7 $a 10.1007/978-3-031-52872-9 $2 doi
035 $a 978-3-031-52872-9
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.A3
072 7 $a TJK $2 bicssc
072 7 $a TEC041000 $2 bisacsh
072 7 $a TJK $2 thema
082 0 4 $a 004 $2 23
090 $a QA76.9.A3 $b K96 2024
100 1 $a Kundel, Ralf. $3 3715481
245 1 0 $a Accelerating network functions using reconfigurable hardware $h [electronic resource] : $b design and validation of high throughput and low latency network functions at the access edge / $c by Ralf Kundel.
260 $a Cham : $b Springer Nature Switzerland : $b Imprint: Springer, $c 2024.
300 $a xvi, 177 p. : $b ill. (some col.), digital ; $c 24 cm.
490 1 $a Springer theses, $x 2190-5061
500 $a "Doctoral Thesis accepted by Technical University of Darmstadt, Darmstadt, Germany."
505 0 $a Introduction -- Background and State-of-the Art -- Design of QOS-Aware Network Functions -- P4sta: High precision network Function Benchmarking -- Evaluation.
520 $a This book reports on new concepts and methods to design network functions on programmable hardware to accelerate connectivity. First, it introduces the host bypassing concept for improved integration of hardware accelerators in computer systems operating 5G radio access networks. This novel concept bypassed the system's main memory and established direct connectivity between the accelerator and network interface card. This concept leads to improved throughput and significantly lowered latency jitter compared to existing methods. Second, the book analyzes different programmable hardware technologies for hardware-accelerated Internet subscriber handling, including three P4-programmable platforms and FPGAs. It shows that all the approaches have excellent performance and are suitable for Internet access creation. In turn, it presents a fully-fledged accelerated User Plane Function (UPF) designed upon these concepts and its testing in an end-to-end 5G standalone network. Third, it analyses and demonstrates the usability of Active Queue Management (AQM) algorithms on programmable hardware as an expansion to the access edge. It shows the feasibility of the CoDel AQM algorithm and discusses the challenges and constraints to be considered when limited hardware is used, resulting in significant improvements in the Quality of Service. Furthermore, the P4STA measurement framework is introduced, a network function benchmarking concept combing precise hardware-based time measurement methods with software-based load generation to simultaneously ensure high measurement accuracy and flexibility. Researchers and professionals will find in this book new solutions to improve both fixed and mobile internet access networks, offering an informative and inspiring reading for researchers and professionals involved in building the next generation of access edge networks and underlying technology.
650 0 $a Adaptive computing systems. $3 628890
650 1 4 $a Communications Engineering, Networks. $3 891094
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
830 0 $a Springer theses. $3 1314442
856 4 0 $u https://doi.org/10.1007/978-3-031-52872-9
950 $a Engineering (SpringerNature-11647)