東華大學圖書館 |

Applied reconfigurable computing = architectures, tools, and applications : 19th International Symposium, ARC 2023, Cottbus, Germany, September 27-29, 2023 : proceedings /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Applied reconfigurable computing/ edited by Francesca Palumbo ... [et al.].
其他題名:	architectures, tools, and applications : 19th International Symposium, ARC 2023, Cottbus, Germany, September 27-29, 2023 : proceedings /
其他題名:	ARC 2023
其他作者:	Palumbo, Francesca.
團體作者:	ARC (Symposium)
出版者:	Cham :Springer Nature Switzerland : : 2023.,
面頁冊數:	xiii, 376 p. :ill. (some col.), digital ;24 cm.
內容註:	Design Methods and Tools -- High-Level Synthesis of Memory Systems for Decoupled Data Orchestration -- Rapid Prototyping of Complex Micro-architectures through High-Level Synthesis -- NVMulator: A Con gurable Open-Source Non-Volatile Memory Emulator for FPGAs -- On the OpenCL Support for Streaming Fixed-Function Accelerators on Embedded SoC FPGAs -- Design Space Exploration of Application Specific Number Formats targeting an FPGA Implementation of SPICE -- Memory-Aware Scheduling for a Resource-Elastic FPGA Operating System -- ArcvaVX: OpenVX Framework for Adaptive Reconfigurable Computer Vision Architectures -- Applications -- FPGA-Integrated Bag of Little Bootstraps Accelerator for Approximate Database Query Processing -- Accelerating Graph Neural Networks in Pytorch With HLS and Deep Data flows -- DNN Model Theft through Trojan Side Channel on Edge FPGA Accelerator -- Towards Secure and Efficient Multi-generation Cellular Communications: Multi-mode SNOW-3G/V ASIC and FPGA Implementations -- A Convolution Neural Network based Displaced Vertex Trigger for the Belle II Experiment -- On-FPGA Spiking Neural Networks for Multi-Variable End-to-End Neural Decoding -- Implementation of a Perception System for Autonomous Vehicles using a Detection-Segmentation Network in SoC FPGA -- Architectures -- Increasing the Fault Tolerance of COTS FPGAs in Space: SEU Mitigation Techniques on MPSoC -- Scalable and Energy-Efficient NN Acceleration with GPU-ReRAM Architecture -- On Guaranteeing Schedulability of Periodic Real-time Hardware Tasks under ReconOS64 -- Evolutionary FPGA-based Spiking Neural Networks for Continual Learning -- More Efficient CMMs on FPGAs: Instantiated Ternary Adders for Computation Coding -- Energy Efficient DNN Compaction for Edge Deployment -- Special Session: Near and In-Memory Computing -- TAPRE-HBM: Trace-Based Processor Rapid Emulation using HBM on FPGAs -- An Almost Fully RRAM-based LUT Design for Reconfigurable Circuits -- A Light-weight Vision Transformer toward Near-Memory Computation on an FPGA -- PhD Forum Papers Radiation Tolerant Reconfigurable Hardware Architecture Design Methodology -- A Control Data Acquisition System Architecture for MPSoC-FPGAs in Computed Tomography -- Simulation and Modeling for Network-on-Chip based MPSoC -- A Design-Space Exploration Framework for Application-Specification -- Machine Learning targeting Reconfigurable Computing.
Contained By:	Springer Nature eBook
標題:	Adaptive computing systems - Congresses. -
電子資源:	https://doi.org/10.1007/978-3-031-42921-7
ISBN:	9783031429217

Applied reconfigurable computing = architectures, tools, and applications : 19th International Symposium, ARC 2023, Cottbus, Germany, September 27-29, 2023 : proceedings /
Applied reconfigurable computingarchitectures, tools, and applications : 19th International Symposium, ARC 2023, Cottbus, Germany, September 27-29, 2023 : proceedings /[electronic resource] :ARC 2023edited by Francesca Palumbo ... [et al.]. - Cham :Springer Nature Switzerland :2023. - xiii, 376 p. :ill. (some col.), digital ;24 cm. - Lecture notes in computer science,142510302-9743 ;. - Lecture notes in computer science ;14251..

Design Methods and Tools -- High-Level Synthesis of Memory Systems for Decoupled Data Orchestration -- Rapid Prototyping of Complex Micro-architectures through High-Level Synthesis -- NVMulator: A Con gurable Open-Source Non-Volatile Memory Emulator for FPGAs -- On the OpenCL Support for Streaming Fixed-Function Accelerators on Embedded SoC FPGAs -- Design Space Exploration of Application Specific Number Formats targeting an FPGA Implementation of SPICE -- Memory-Aware Scheduling for a Resource-Elastic FPGA Operating System -- ArcvaVX: OpenVX Framework for Adaptive Reconfigurable Computer Vision Architectures -- Applications -- FPGA-Integrated Bag of Little Bootstraps Accelerator for Approximate Database Query Processing -- Accelerating Graph Neural Networks in Pytorch With HLS and Deep Data flows -- DNN Model Theft through Trojan Side Channel on Edge FPGA Accelerator -- Towards Secure and Efficient Multi-generation Cellular Communications: Multi-mode SNOW-3G/V ASIC and FPGA Implementations -- A Convolution Neural Network based Displaced Vertex Trigger for the Belle II Experiment -- On-FPGA Spiking Neural Networks for Multi-Variable End-to-End Neural Decoding -- Implementation of a Perception System for Autonomous Vehicles using a Detection-Segmentation Network in SoC FPGA -- Architectures -- Increasing the Fault Tolerance of COTS FPGAs in Space: SEU Mitigation Techniques on MPSoC -- Scalable and Energy-Efficient NN Acceleration with GPU-ReRAM Architecture -- On Guaranteeing Schedulability of Periodic Real-time Hardware Tasks under ReconOS64 -- Evolutionary FPGA-based Spiking Neural Networks for Continual Learning -- More Efficient CMMs on FPGAs: Instantiated Ternary Adders for Computation Coding -- Energy Efficient DNN Compaction for Edge Deployment -- Special Session: Near and In-Memory Computing -- TAPRE-HBM: Trace-Based Processor Rapid Emulation using HBM on FPGAs -- An Almost Fully RRAM-based LUT Design for Reconfigurable Circuits -- A Light-weight Vision Transformer toward Near-Memory Computation on an FPGA -- PhD Forum Papers Radiation Tolerant Reconfigurable Hardware Architecture Design Methodology -- A Control Data Acquisition System Architecture for MPSoC-FPGAs in Computed Tomography -- Simulation and Modeling for Network-on-Chip based MPSoC -- A Design-Space Exploration Framework for Application-Specification -- Machine Learning targeting Reconfigurable Computing.

This book constitutes the proceedings of the 19th International Symposium on Applied Reconfigurable Computing, ARC 2023, which was held in Cottbus, Germany, in September 2023. The 18 full papers presented in this volume were reviewed and selected from numerous submissions. The proceedings also contain 4 short PhD papers. The contributions were organized in topical sections as follows: Design methods and tools; applications; architectures; special session: near and in-memory computing; and PhD forum papers.

ISBN: 9783031429217

Standard No.: 10.1007/978-3-031-42921-7doiSubjects--Topical Terms:

844883
Adaptive computing systems
--Congresses.

LC Class. No.: QA76.9.A3

Dewey Class. No.: 004

Applied reconfigurable computing = architectures, tools, and applications : 19th International Symposium, ARC 2023, Cottbus, Germany, September 27-29, 2023 : proceedings /
LDR:04136nmm a2200349 a 4500 001 2334502
003 DE-He213
005 20230915061858.0
006 m d
007 cr nn 008maaau
008 240402s2023 sz s 0 eng d
020 $a 9783031429217 $q (electronic bk.)
020 $a 9783031429200 $q (paper)
024 7 $a 10.1007/978-3-031-42921-7 $2 doi
035 $a 978-3-031-42921-7
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.A3
072 7 $a UK $2 bicssc
072 7 $a COM067000 $2 bisacsh
072 7 $a UK $2 thema
082 0 4 $a 004 $2 23
090 $a QA76.9.A3 $b A652 2023
111 2 $a ARC (Symposium) $n (19th : $d 2023 : $c Cottbus, Germany) $3 3666134
245 1 0 $a Applied reconfigurable computing $h [electronic resource] : $b architectures, tools, and applications : 19th International Symposium, ARC 2023, Cottbus, Germany, September 27-29, 2023 : proceedings / $c edited by Francesca Palumbo ... [et al.].
246 3 $a ARC 2023
260 $a Cham : $b Springer Nature Switzerland : $b Imprint: Springer, $c 2023.
300 $a xiii, 376 p. : $b ill. (some col.), digital ; $c 24 cm.
490 1 $a Lecture notes in computer science, $x 0302-9743 ; $v 14251
505 0 $a Design Methods and Tools -- High-Level Synthesis of Memory Systems for Decoupled Data Orchestration -- Rapid Prototyping of Complex Micro-architectures through High-Level Synthesis -- NVMulator: A Con gurable Open-Source Non-Volatile Memory Emulator for FPGAs -- On the OpenCL Support for Streaming Fixed-Function Accelerators on Embedded SoC FPGAs -- Design Space Exploration of Application Specific Number Formats targeting an FPGA Implementation of SPICE -- Memory-Aware Scheduling for a Resource-Elastic FPGA Operating System -- ArcvaVX: OpenVX Framework for Adaptive Reconfigurable Computer Vision Architectures -- Applications -- FPGA-Integrated Bag of Little Bootstraps Accelerator for Approximate Database Query Processing -- Accelerating Graph Neural Networks in Pytorch With HLS and Deep Data flows -- DNN Model Theft through Trojan Side Channel on Edge FPGA Accelerator -- Towards Secure and Efficient Multi-generation Cellular Communications: Multi-mode SNOW-3G/V ASIC and FPGA Implementations -- A Convolution Neural Network based Displaced Vertex Trigger for the Belle II Experiment -- On-FPGA Spiking Neural Networks for Multi-Variable End-to-End Neural Decoding -- Implementation of a Perception System for Autonomous Vehicles using a Detection-Segmentation Network in SoC FPGA -- Architectures -- Increasing the Fault Tolerance of COTS FPGAs in Space: SEU Mitigation Techniques on MPSoC -- Scalable and Energy-Efficient NN Acceleration with GPU-ReRAM Architecture -- On Guaranteeing Schedulability of Periodic Real-time Hardware Tasks under ReconOS64 -- Evolutionary FPGA-based Spiking Neural Networks for Continual Learning -- More Efficient CMMs on FPGAs: Instantiated Ternary Adders for Computation Coding -- Energy Efficient DNN Compaction for Edge Deployment -- Special Session: Near and In-Memory Computing -- TAPRE-HBM: Trace-Based Processor Rapid Emulation using HBM on FPGAs -- An Almost Fully RRAM-based LUT Design for Reconfigurable Circuits -- A Light-weight Vision Transformer toward Near-Memory Computation on an FPGA -- PhD Forum Papers Radiation Tolerant Reconfigurable Hardware Architecture Design Methodology -- A Control Data Acquisition System Architecture for MPSoC-FPGAs in Computed Tomography -- Simulation and Modeling for Network-on-Chip based MPSoC -- A Design-Space Exploration Framework for Application-Specification -- Machine Learning targeting Reconfigurable Computing.
520 $a This book constitutes the proceedings of the 19th International Symposium on Applied Reconfigurable Computing, ARC 2023, which was held in Cottbus, Germany, in September 2023. The 18 full papers presented in this volume were reviewed and selected from numerous submissions. The proceedings also contain 4 short PhD papers. The contributions were organized in topical sections as follows: Design methods and tools; applications; architectures; special session: near and in-memory computing; and PhD forum papers.
650 0 $a Adaptive computing systems $v Congresses. $3 844883
650 1 4 $a Computer Hardware. $3 892776
650 2 4 $a Computer Engineering and Networks. $3 3538504
650 2 4 $a Software Engineering. $3 890874
700 1 $a Palumbo, Francesca. $3 3666135
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
830 0 $a Lecture notes in computer science ; $v 14251. $3 3666136
856 4 0 $u https://doi.org/10.1007/978-3-031-42921-7
950 $a Computer Science (SpringerNature-11645)