東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Blocks, towards energy-efficient, co...

Wijtvliet, Mark.

FindBook

Google Book

Amazon

博客來

Blocks, towards energy-efficient, coarse-grained reconfigurable architectures

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Blocks, towards energy-efficient, coarse-grained reconfigurable architectures/ by Mark Wijtvliet, Henk Corporaal, Akash Kumar.
作者:	Wijtvliet, Mark.
其他作者:	Corporaal, Henk.
出版者:	Cham :Springer International Publishing : : 2022.,
面頁冊數:	x, 220 p. :ill., digital ;24 cm.
內容註:	Introduction -- CGRA background -- Concept of the Blocks architecture -- The Blocks framework -- Energy, area, and performance evaluation -- Architectural model -- Case study: the BrainSense platform -- Conclusion.
Contained By:	Springer Nature eBook
標題:	Adaptive computing systems. -
電子資源:	https://doi.org/10.1007/978-3-030-79774-4
ISBN:	9783030797744

Blocks, towards energy-efficient, coarse-grained reconfigurable architectures
Wijtvliet, Mark.

Blocks, towards energy-efficient, coarse-grained reconfigurable architectures[electronic resource] /by Mark Wijtvliet, Henk Corporaal, Akash Kumar. - Cham :Springer International Publishing :2022. - x, 220 p. :ill., digital ;24 cm.

Introduction -- CGRA background -- Concept of the Blocks architecture -- The Blocks framework -- Energy, area, and performance evaluation -- Architectural model -- Case study: the BrainSense platform -- Conclusion.

This book describes a new, coarse-grained reconfigurable architecture (CGRA), called Blocks, and puts it in the context of computer architectures, and in particular of other CGRAs. The book starts with an extensive evaluation of historic and existing CGRAs and their strengths and weaknesses. This also leads to a better understanding and new definition of what distinguishes CGRAs from other architectural approaches. The authors introduce Blocks as unique due to its separate programmable control and data paths, allowing light-weight instruction decode units to be arbitrarily connected to one or more functional units (FUs) over a statically configured interconnect. The discussion includes an explanation of how to model architectures, resulting in an area and energy model for Blocks. The accuracy of this model is evaluated against fully implemented architectures, showing that although it is three orders of magnitude faster than synthesis the error margin is very acceptable. The book concludes with a case study on a real System-on-Chip, including a RISC architecture, the Blocks CGRA and peripherals. Provides a comprehensive overview of many coarse-grained reconfigurable architectures (CGRAs) proposed in the last 25 years, as well as a classification of those CGRAs; Offers a new view on the positioning of CGRAs; Provides an in-depth description of structure of the Blocks CGRA and its unique aspects; Includes an extensive evaluation of various performance aspects of Blocks, such as performance, energy and area, as well as a comparison with various traditional approaches; Uses a case study showing how Blocks can be used in a real system on-chip, and how performance of this system-on-chip can be estimated using the proposed model.

ISBN: 9783030797744

Standard No.: 10.1007/978-3-030-79774-4doiSubjects--Topical Terms:

628890
Adaptive computing systems.

LC Class. No.: QA76.9.A3 / W55 2022

Dewey Class. No.: 004.22

Blocks, towards energy-efficient, coarse-grained reconfigurable architectures
LDR:02987nmm a2200325 a 4500 001 2295832
003 DE-He213
005 20210802114443.0
006 m d
007 cr nn 008maaau
008 230324s2022 sz s 0 eng d
020 $a 9783030797744 $q (electronic bk.)
020 $a 9783030797737 $q (paper)
024 7 $a 10.1007/978-3-030-79774-4 $2 doi
035 $a 978-3-030-79774-4
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.A3 $b W55 2022
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 004.22 $2 23
090 $a QA76.9.A3 $b W662 2022
100 1 $a Wijtvliet, Mark. $3 3589990
245 1 0 $a Blocks, towards energy-efficient, coarse-grained reconfigurable architectures $h [electronic resource] / $c by Mark Wijtvliet, Henk Corporaal, Akash Kumar.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2022.
300 $a x, 220 p. : $b ill., digital ; $c 24 cm.
505 0 $a Introduction -- CGRA background -- Concept of the Blocks architecture -- The Blocks framework -- Energy, area, and performance evaluation -- Architectural model -- Case study: the BrainSense platform -- Conclusion.
520 $a This book describes a new, coarse-grained reconfigurable architecture (CGRA), called Blocks, and puts it in the context of computer architectures, and in particular of other CGRAs. The book starts with an extensive evaluation of historic and existing CGRAs and their strengths and weaknesses. This also leads to a better understanding and new definition of what distinguishes CGRAs from other architectural approaches. The authors introduce Blocks as unique due to its separate programmable control and data paths, allowing light-weight instruction decode units to be arbitrarily connected to one or more functional units (FUs) over a statically configured interconnect. The discussion includes an explanation of how to model architectures, resulting in an area and energy model for Blocks. The accuracy of this model is evaluated against fully implemented architectures, showing that although it is three orders of magnitude faster than synthesis the error margin is very acceptable. The book concludes with a case study on a real System-on-Chip, including a RISC architecture, the Blocks CGRA and peripherals. Provides a comprehensive overview of many coarse-grained reconfigurable architectures (CGRAs) proposed in the last 25 years, as well as a classification of those CGRAs; Offers a new view on the positioning of CGRAs; Provides an in-depth description of structure of the Blocks CGRA and its unique aspects; Includes an extensive evaluation of various performance aspects of Blocks, such as performance, energy and area, as well as a comparison with various traditional approaches; Uses a case study showing how Blocks can be used in a real system on-chip, and how performance of this system-on-chip can be estimated using the proposed model.
650 0 $a Adaptive computing systems. $3 628890
650 0 $a Computer architecture. $3 559837
650 1 4 $a Circuits and Systems. $3 896527
650 2 4 $a Processor Architectures. $3 892680
700 1 $a Corporaal, Henk. $3 2056809
700 1 $a Kumar, Akash. $3 1530138
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-3-030-79774-4
950 $a Engineering (SpringerNature-11647)