Long-term reliability of nanometer V...
Tan, Sheldon.

Linked to FindBook      Google Book      Amazon      博客來     
  • Long-term reliability of nanometer VLSI systems = modeling, analysis and optimization /
  • Record Type: Electronic resources : Monograph/item
    Title/Author: Long-term reliability of nanometer VLSI systems/ by Sheldon Tan ... [et al.].
    Reminder of title: modeling, analysis and optimization /
    other author: Tan, Sheldon.
    Published: Cham :Springer International Publishing : : 2019.,
    Description: xli, 460 p. :ill. (some col.), digital ;24 cm.
    [NT 15003449]: Part I. New physics-based EM analysis and system-level dynamic reliability management -- Chapter 1. Introduction -- Chapter 2. Physics Based EM Modeling -- Chapter 3. Fast EM Stress Evolution Analysis Using Krylov Subspace Method -- Chapter 4. Fast EM Immortatlity Analysis For Multisegment Copper Interconnect Wires -- Chapter 5. Dynamic EM Models For Transient Stress Evolution and Recovery -- Chapter 6. Compact EM Models for Multi-SEgment Interconnect Wires -- Chapter 7. EM Assesment for Power Grid Networks -- Chapter 8. Resource Based EM Modeling for Multi-Crore Microprocessors -- Chapter 9. DRM and Optimization for Real Time Embedded Systems -- Chapter 10. Learning Based DRM and Energy Optimization for Many Core Dark Silicaon Processors -- Chapter 11. Recovery Aware DRM for Near Threshold Dark Silicon Processors -- Chapter 12. Cross-Layer DRM and Optimization For Datacenter Systems -- Part II. Transistor Aging Effects and Reliability -- 13. Introduction -- Chapter 14. Aging AWare Timings Analysis -- Chapter 15. Aging Aware Standard Cell Library Optimization Methods -- Chapter 16. Aging Effects In Sequential Elements -- Chapter 17. Aging Guardband Reduction Through Selective Flip Flop Optimization -- Chapter 18. Workload Aware Static Aging Monitoring and Mitigation of Timing Critical Flip Flops -- Chapter 19. Aging Relaxation at Micro Architecture Level Using Special NOPS -- Chapter 20. Extratime Modelling and Analyis of Transistor Agin at Microarchitecture Level -- Chapter 21. Reducing Processor Wearout By Exploiting The Timing Slack of Instructions.
    Contained By: Springer eBooks
    Subject: Nanoelectromechanical systems. -
    Online resource: https://doi.org/10.1007/978-3-030-26172-6
    ISBN: 9783030261726
Location:  Year:  Volume Number: 
Items
  • 1 records • Pages 1 •
  • 1 records • Pages 1 •
Multimedia
Reviews
Export
pickup library
 
 
Change password
Login