東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Towards a Programmable Dataplane.

Wang, Han.

FindBook

Google Book

Amazon

博客來

Towards a Programmable Dataplane.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Towards a Programmable Dataplane./
作者:	Wang, Han.
出版者:	Ann Arbor : ProQuest Dissertations & Theses, : 2017,
面頁冊數:	287 p.
附註:	Source: Dissertation Abstracts International, Volume: 78-11(E), Section: B.
Contained By:	Dissertation Abstracts International78-11B(E).
標題:	Computer science. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10255835
ISBN:	9781369885408

Towards a Programmable Dataplane.
Wang, Han.

Towards a Programmable Dataplane. - Ann Arbor : ProQuest Dissertations & Theses, 2017 - 287 p.

Source: Dissertation Abstracts International, Volume: 78-11(E), Section: B.

Thesis (Ph.D.)--Cornell University, 2017.

Programmable network dataplanes can significantly improve the flexibility and functionality of computer networks. This dissertation investigates two building blocks of network dataplane programming for network devices: the packet processing pipeline and network device interface. In the first part of the dissertation, we show that designing packet processing pipelines on hardware can be fast and flexible (programmable). A network dataplane compiler and runtime is presented that generates a custom FPGA dataplane designed and built from a dataplane programming language called P4 (programming protocol independent packet processors). P4FPGA generates designs that can be synthesized to either Xilinx or Altera FPGAs. We have benchmarked several representative P4 programs, and the experiments show that code generated by P4FPGA runs at line-rate at all packet sizes with latencies comparable to commercial ASICs. In the second part of the dissertation, we present a programmable network interface for the network dataplane. We show that a software programmable physical layer (programmable PHY) can capture and control the timing of physical layer bits with sub-nanosecond precision greatly increasing precision in network measurements. The benefits of a programmable PHY is demonstrated with an available bandwidth estimation algorithm and a decentralized clock synchronization protocol that provides bounded precision where no two clocks differ by more than tens of nanoseconds.

ISBN: 9781369885408Subjects--Topical Terms:

523869
Computer science.

Towards a Programmable Dataplane.
LDR:02412nmm a2200313 4500 001 2154564
005 20180419104821.5
008 190424s2017 ||||||||||||||||| ||eng d
020 $a 9781369885408
035 $a (MiAaPQ)AAI10255835
035 $a (MiAaPQ)cornellgrad:10197
035 $a AAI10255835
040 $a MiAaPQ $c MiAaPQ
100 1 $a Wang, Han. $3 3169029
245 1 0 $a Towards a Programmable Dataplane.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2017
300 $a 287 p.
500 $a Source: Dissertation Abstracts International, Volume: 78-11(E), Section: B.
500 $a Adviser: Hakim Weatherspoon.
502 $a Thesis (Ph.D.)--Cornell University, 2017.
520 $a Programmable network dataplanes can significantly improve the flexibility and functionality of computer networks. This dissertation investigates two building blocks of network dataplane programming for network devices: the packet processing pipeline and network device interface. In the first part of the dissertation, we show that designing packet processing pipelines on hardware can be fast and flexible (programmable). A network dataplane compiler and runtime is presented that generates a custom FPGA dataplane designed and built from a dataplane programming language called P4 (programming protocol independent packet processors). P4FPGA generates designs that can be synthesized to either Xilinx or Altera FPGAs. We have benchmarked several representative P4 programs, and the experiments show that code generated by P4FPGA runs at line-rate at all packet sizes with latencies comparable to commercial ASICs. In the second part of the dissertation, we present a programmable network interface for the network dataplane. We show that a software programmable physical layer (programmable PHY) can capture and control the timing of physical layer bits with sub-nanosecond precision greatly increasing precision in network measurements. The benefits of a programmable PHY is demonstrated with an available bandwidth estimation algorithm and a decentralized clock synchronization protocol that provides bounded precision where no two clocks differ by more than tens of nanoseconds.
590 $a School code: 0058.
650 4 $a Computer science. $3 523869
650 4 $a Computer engineering. $3 621879
650 4 $a Communication. $3 524709
690 $a 0984
690 $a 0464
690 $a 0459
710 2 $a Cornell University. $b Electrical & Computer Engrng. $3 3284554
773 0 $t Dissertation Abstracts International $g 78-11B(E).
790 $a 0058
791 $a Ph.D.
792 $a 2017
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10255835