東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Memory System Optimizations for Cust...

Chen, Yu-Ting.

Linked to FindBook

Google Book

Amazon

博客來

Memory System Optimizations for Customized Computing -- From Single-Chip to Datacenter.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Memory System Optimizations for Customized Computing -- From Single-Chip to Datacenter./
Author:	Chen, Yu-Ting.
Published:	Ann Arbor : ProQuest Dissertations & Theses, : 2016,
Description:	314 p.
Notes:	Source: Dissertation Abstracts International, Volume: 77-09(E), Section: B.
Contained By:	Dissertation Abstracts International77-09B(E).
Subject:	Computer science. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10036420
ISBN:	9781339545936

Memory System Optimizations for Customized Computing -- From Single-Chip to Datacenter.
Chen, Yu-Ting.

Memory System Optimizations for Customized Computing -- From Single-Chip to Datacenter. - Ann Arbor : ProQuest Dissertations & Theses, 2016 - 314 p.

Source: Dissertation Abstracts International, Volume: 77-09(E), Section: B.

Thesis (Ph.D.)--University of California, Los Angeles, 2016.

Energy efficiency is one of the key considerations for various systems, from handheld devices to servers in a data center. Application-specific accelerators can provide 10 - 1000X energy-efficiency improvement over general-purpose processors through customization and by exploiting the application parallelism. The design of memory system is the key to improve performance and energy efficiency for both accelerators and processors. However, even with customization and acceleration, the single-server computation power is still limited and cannot support need of large-scale data processing and analytics. Therefore, the second goal of this dissertation is to provide customization support in the in-memory cluster computing system for such big data applications. The first part of this dissertation investigates the design and optimizations of memory system. Our goal is to design a high-performance and energy-efficient memory system that supports both general-purpose processors and accelerator-rich architectures (ARAs). We proposed hybrid caches architecture and corresponding optimizations for processor caches. We also provide an optimal algorithm to synthesize the ARA memory system. In the second part of this dissertation, we focus on improving the performance of an important domain, DNA sequencing pipeline, which demands huge computation need together with big data characteristics. We adopt the in-memory cluster computing framework, Spark, to provide scalable speedup while providing hardware acceleration support in the cluster. With such system, we can reduce the time of sequence alignment process from tens of hours to 32 minutes.

ISBN: 9781339545936Subjects--Topical Terms:

523869
Computer science.

Memory System Optimizations for Customized Computing -- From Single-Chip to Datacenter.
LDR:02612nmm a2200301 4500 001 2118995
005 20170619070720.5
008 180830s2016 ||||||||||||||||| ||eng d
020 $a 9781339545936
035 $a (MiAaPQ)AAI10036420
035 $a AAI10036420
040 $a MiAaPQ $c MiAaPQ
100 1 $a Chen, Yu-Ting. $3 1290968
245 1 0 $a Memory System Optimizations for Customized Computing -- From Single-Chip to Datacenter.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2016
300 $a 314 p.
500 $a Source: Dissertation Abstracts International, Volume: 77-09(E), Section: B.
500 $a Adviser: Jingsheng Jason Cong.
502 $a Thesis (Ph.D.)--University of California, Los Angeles, 2016.
520 $a Energy efficiency is one of the key considerations for various systems, from handheld devices to servers in a data center. Application-specific accelerators can provide 10 - 1000X energy-efficiency improvement over general-purpose processors through customization and by exploiting the application parallelism. The design of memory system is the key to improve performance and energy efficiency for both accelerators and processors. However, even with customization and acceleration, the single-server computation power is still limited and cannot support need of large-scale data processing and analytics. Therefore, the second goal of this dissertation is to provide customization support in the in-memory cluster computing system for such big data applications. The first part of this dissertation investigates the design and optimizations of memory system. Our goal is to design a high-performance and energy-efficient memory system that supports both general-purpose processors and accelerator-rich architectures (ARAs). We proposed hybrid caches architecture and corresponding optimizations for processor caches. We also provide an optimal algorithm to synthesize the ARA memory system. In the second part of this dissertation, we focus on improving the performance of an important domain, DNA sequencing pipeline, which demands huge computation need together with big data characteristics. We adopt the in-memory cluster computing framework, Spark, to provide scalable speedup while providing hardware acceleration support in the cluster. With such system, we can reduce the time of sequence alignment process from tens of hours to 32 minutes.
590 $a School code: 0031.
650 4 $a Computer science. $3 523869
650 4 $a Computer engineering. $3 621879
650 4 $a Bioinformatics. $3 553671
690 $a 0984
690 $a 0464
690 $a 0715
710 2 $a University of California, Los Angeles. $b Computer Science. $3 2104007
773 0 $t Dissertation Abstracts International $g 77-09B(E).
790 $a 0031
791 $a Ph.D.
792 $a 2016
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10036420