語系:
繁體中文
English
說明(常見問題)
回圖書館首頁
手機版館藏查詢
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Hardware security and trust = design...
~
Sklavos, Nicolas.
FindBook
Google Book
Amazon
博客來
Hardware security and trust = design and deployment of integrated circuits in a threatened environment /
紀錄類型:
書目-電子資源 : Monograph/item
正題名/作者:
Hardware security and trust/ edited by Nicolas Sklavos ... [et al.].
其他題名:
design and deployment of integrated circuits in a threatened environment /
其他作者:
Sklavos, Nicolas.
出版者:
Cham :Springer International Publishing : : 2017.,
面頁冊數:
x, 254 p. :ill., digital ;24 cm.
內容註:
AES Datapaths on FPGAs: a State of the Art Analysis -- Fault Attacks, Injection Techniques and Tools for Simulation -- Recent developments in side-channel analysis on Elliptic Curve Cryptography implementations -- Practical Session: Differential Power Analysis for Beginners -- Fault and Power Analysis Attack Protection Techniques for Standardized Public Key Cryptosystems -- Scan Design: Basics, Advancements and Vulnerabilities -- Manufacturing Testing & Security Countermeasures -- Malware Threats and Solutions for Trustworthy Mobile Systems Design -- Ring Oscillators and Hardware Trojan Detection -- Notions on Silicon Physically Unclonable Functions -- Implementation of delay-based PUFs on Altera FPGAs -- Implementation and Analysis of Ring Oscillator Circuits on Xilinx FPGAs.
Contained By:
Springer eBooks
標題:
Computer security. -
電子資源:
http://dx.doi.org/10.1007/978-3-319-44318-8
ISBN:
9783319443188
Hardware security and trust = design and deployment of integrated circuits in a threatened environment /
Hardware security and trust
design and deployment of integrated circuits in a threatened environment /[electronic resource] :edited by Nicolas Sklavos ... [et al.]. - Cham :Springer International Publishing :2017. - x, 254 p. :ill., digital ;24 cm.
AES Datapaths on FPGAs: a State of the Art Analysis -- Fault Attacks, Injection Techniques and Tools for Simulation -- Recent developments in side-channel analysis on Elliptic Curve Cryptography implementations -- Practical Session: Differential Power Analysis for Beginners -- Fault and Power Analysis Attack Protection Techniques for Standardized Public Key Cryptosystems -- Scan Design: Basics, Advancements and Vulnerabilities -- Manufacturing Testing & Security Countermeasures -- Malware Threats and Solutions for Trustworthy Mobile Systems Design -- Ring Oscillators and Hardware Trojan Detection -- Notions on Silicon Physically Unclonable Functions -- Implementation of delay-based PUFs on Altera FPGAs -- Implementation and Analysis of Ring Oscillator Circuits on Xilinx FPGAs.
This book provides a comprehensive introduction to hardware security, from specification to implementation. Applications discussed include embedded systems ranging from small RFID tags to satellites orbiting the earth. The authors describe a design and synthesis flow, which will transform a given circuit into a secure design incorporating counter-measures against fault attacks. In order to address the conflict between testability and security, the authors describe innovative design-for-testability (DFT) computer-aided design (CAD) tools that support security challenges, engineered for compliance with existing, commercial tools. Secure protocols are discussed, which protect access to necessary test infrastructures and enable the design of secure access controllers. Covers all aspects of hardware security including design, manufacturing, testing, reliability, validation and utilization; Describes new methods and algorithms for the identification/detection of hardware trojans; Defines new architectures capable of detecting faults and resisting fault attacks; Establishes a design and synthesis flow to transform a given circuit into a secure design, incorporating counter-measures against fault attacks.
ISBN: 9783319443188
Standard No.: 10.1007/978-3-319-44318-8doiSubjects--Topical Terms:
540555
Computer security.
LC Class. No.: QA76.9.A25
Dewey Class. No.: 005.8
Hardware security and trust = design and deployment of integrated circuits in a threatened environment /
LDR
:02996nmm a2200313 a 4500
001
2089682
003
DE-He213
005
20170809112038.0
006
m d
007
cr nn 008maaau
008
171013s2017 gw s 0 eng d
020
$a
9783319443188
$q
(electronic bk.)
020
$a
9783319443164
$q
(paper)
024
7
$a
10.1007/978-3-319-44318-8
$2
doi
035
$a
978-3-319-44318-8
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
QA76.9.A25
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
082
0 4
$a
005.8
$2
23
090
$a
QA76.9.A25
$b
H267 2017
245
0 0
$a
Hardware security and trust
$h
[electronic resource] :
$b
design and deployment of integrated circuits in a threatened environment /
$c
edited by Nicolas Sklavos ... [et al.].
260
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2017.
300
$a
x, 254 p. :
$b
ill., digital ;
$c
24 cm.
505
0
$a
AES Datapaths on FPGAs: a State of the Art Analysis -- Fault Attacks, Injection Techniques and Tools for Simulation -- Recent developments in side-channel analysis on Elliptic Curve Cryptography implementations -- Practical Session: Differential Power Analysis for Beginners -- Fault and Power Analysis Attack Protection Techniques for Standardized Public Key Cryptosystems -- Scan Design: Basics, Advancements and Vulnerabilities -- Manufacturing Testing & Security Countermeasures -- Malware Threats and Solutions for Trustworthy Mobile Systems Design -- Ring Oscillators and Hardware Trojan Detection -- Notions on Silicon Physically Unclonable Functions -- Implementation of delay-based PUFs on Altera FPGAs -- Implementation and Analysis of Ring Oscillator Circuits on Xilinx FPGAs.
520
$a
This book provides a comprehensive introduction to hardware security, from specification to implementation. Applications discussed include embedded systems ranging from small RFID tags to satellites orbiting the earth. The authors describe a design and synthesis flow, which will transform a given circuit into a secure design incorporating counter-measures against fault attacks. In order to address the conflict between testability and security, the authors describe innovative design-for-testability (DFT) computer-aided design (CAD) tools that support security challenges, engineered for compliance with existing, commercial tools. Secure protocols are discussed, which protect access to necessary test infrastructures and enable the design of secure access controllers. Covers all aspects of hardware security including design, manufacturing, testing, reliability, validation and utilization; Describes new methods and algorithms for the identification/detection of hardware trojans; Defines new architectures capable of detecting faults and resisting fault attacks; Establishes a design and synthesis flow to transform a given circuit into a secure design, incorporating counter-measures against fault attacks.
650
0
$a
Computer security.
$3
540555
650
1 4
$a
Engineering.
$3
586835
650
2 4
$a
Circuits and Systems.
$3
896527
650
2 4
$a
Processor Architectures.
$3
892680
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
893838
700
1
$a
Sklavos, Nicolas.
$3
1097196
710
2
$a
SpringerLink (Online service)
$3
836513
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-3-319-44318-8
950
$a
Engineering (Springer-11647)
筆 0 讀者評論
館藏地:
全部
電子資源
出版年:
卷號:
館藏
1 筆 • 頁數 1 •
1
條碼號
典藏地名稱
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
W9315854
電子資源
11.線上閱覽_V
電子書
EB QA76.9.A25
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
評論
新增評論
分享你的心得
Export
取書館
處理中
...
變更密碼
登入