語系:
繁體中文
English
說明(常見問題)
回圖書館首頁
手機版館藏查詢
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Design and modeling of low power VLS...
~
Sharma, Manoj, (1981-)
FindBook
Google Book
Amazon
博客來
Design and modeling of low power VLSI systems
紀錄類型:
書目-電子資源 : Monograph/item
正題名/作者:
Design and modeling of low power VLSI systems/ Manoj Sharma, Ruchi Gautam, and Mohammad Ayoub Khan, editors.
其他作者:
Sharma, Manoj,
出版者:
Hershey, Pennsylvania (701 E. Chocolate Avenue, Hershey, PA 17033, USA) :IGI Global, : [2016],
面頁冊數:
PDFs (386 pages) :illustrations.
內容註:
Low power design techniques: classical and beyond CMOS era / Mohd Samar Ansari, Shailendra Kumar Tripathi -- Low power strategies for beyond Moore's Law era: low power device technologies and materials / B. Shivalal Patro, Vandana B. -- Challenges and limitations of low power techniques: low power methodologies in analog and digital circuits / Vandana B., Patro B. S. -- Leakage minimization in CMOS VLSI circuits: a brief review / Saurabh Chaudhury, Rohit Lorenzo -- Contemporary low power design approaches / Lini Lee -- Low power VLSI circuit design using energy recovery techniques / V. S. Kanchana Bhaaskaran -- State-of-the-art master slave flip-flop designs for low power VLSI systems / Kunwar Singh, Satish Chandra Tiwari, Maneesha Gupta -- Signal-adaptive analog-to-digital converters for ULP wearable and implantable medical devices: a survey / Nabi Sertac Artan -- The design of ultra low power RF CMOS LNA in nanometer technology / Kavyashree P., Siva S. Yellampalli -- Low power arithmetic circuit design for multimedia applications / Senthil C. Pari -- Case study: system on a chip for electric stimulation / Martha Salome Lopez -- Low power design of high speed communication system using IO standard technique over 28 nm VLSI chip / Bhagwan Das, Mohammad Faiz Liew Abdullah.
標題:
Low voltage integrated circuits - Design and construction. -
電子資源:
http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/978-1-5225-0190-9
ISBN:
9781522501916
Design and modeling of low power VLSI systems
Design and modeling of low power VLSI systems
[electronic resource] /Manoj Sharma, Ruchi Gautam, and Mohammad Ayoub Khan, editors. - Hershey, Pennsylvania (701 E. Chocolate Avenue, Hershey, PA 17033, USA) :IGI Global,[2016] - PDFs (386 pages) :illustrations.
Includes bibliographical references and index.
Low power design techniques: classical and beyond CMOS era / Mohd Samar Ansari, Shailendra Kumar Tripathi -- Low power strategies for beyond Moore's Law era: low power device technologies and materials / B. Shivalal Patro, Vandana B. -- Challenges and limitations of low power techniques: low power methodologies in analog and digital circuits / Vandana B., Patro B. S. -- Leakage minimization in CMOS VLSI circuits: a brief review / Saurabh Chaudhury, Rohit Lorenzo -- Contemporary low power design approaches / Lini Lee -- Low power VLSI circuit design using energy recovery techniques / V. S. Kanchana Bhaaskaran -- State-of-the-art master slave flip-flop designs for low power VLSI systems / Kunwar Singh, Satish Chandra Tiwari, Maneesha Gupta -- Signal-adaptive analog-to-digital converters for ULP wearable and implantable medical devices: a survey / Nabi Sertac Artan -- The design of ultra low power RF CMOS LNA in nanometer technology / Kavyashree P., Siva S. Yellampalli -- Low power arithmetic circuit design for multimedia applications / Senthil C. Pari -- Case study: system on a chip for electric stimulation / Martha Salome Lopez -- Low power design of high speed communication system using IO standard technique over 28 nm VLSI chip / Bhagwan Das, Mohammad Faiz Liew Abdullah.
Restricted to subscribers or individual electronic text purchasers.
"This book analyzes various traditional and modern low power techniques for integrated circuit design in addition to the limiting factors of existing techniques and methods for optimization, offering a research-based discussion of the technicalities involved in the VLSI hardware development process cycle"--Provided by publisher.
Mode of access: World Wide Web.
ISBN: 9781522501916Subjects--Topical Terms:
699876
Low voltage integrated circuits
--Design and construction.Subjects--Index Terms:
Low power benchmarking
LC Class. No.: TK7874.66 / .D47 2016e
Dewey Class. No.: 621.39/5
Design and modeling of low power VLSI systems
LDR
:03222nmm a2200421 i 4500
001
2039870
003
IGIG
005
19991125102126.0
006
m o d
007
cr cn
008
170118s2016 paua fob 001 0 eng d
010
$z
2016003311
020
$a
9781522501916
$q
electronic
020
$z
9781522501909
$q
print
035
$a
(CaBNVSL)gtp00565984
035
$a
(OCoLC)951623902
035
$a
00000040
040
$a
CaBNVSL
$b
eng
$c
CaBNVSL
$d
CaBNVSL
050
4
$a
TK7874.66
$b
.D47 2016e
082
0 4
$a
621.39/5
$2
23
245
0 0
$a
Design and modeling of low power VLSI systems
$h
[electronic resource] /
$c
Manoj Sharma, Ruchi Gautam, and Mohammad Ayoub Khan, editors.
260
$a
Hershey, Pennsylvania (701 E. Chocolate Avenue, Hershey, PA 17033, USA) :
$b
IGI Global,
$c
[2016]
300
$a
PDFs (386 pages) :
$b
illustrations.
504
$a
Includes bibliographical references and index.
505
0
$a
Low power design techniques: classical and beyond CMOS era / Mohd Samar Ansari, Shailendra Kumar Tripathi -- Low power strategies for beyond Moore's Law era: low power device technologies and materials / B. Shivalal Patro, Vandana B. -- Challenges and limitations of low power techniques: low power methodologies in analog and digital circuits / Vandana B., Patro B. S. -- Leakage minimization in CMOS VLSI circuits: a brief review / Saurabh Chaudhury, Rohit Lorenzo -- Contemporary low power design approaches / Lini Lee -- Low power VLSI circuit design using energy recovery techniques / V. S. Kanchana Bhaaskaran -- State-of-the-art master slave flip-flop designs for low power VLSI systems / Kunwar Singh, Satish Chandra Tiwari, Maneesha Gupta -- Signal-adaptive analog-to-digital converters for ULP wearable and implantable medical devices: a survey / Nabi Sertac Artan -- The design of ultra low power RF CMOS LNA in nanometer technology / Kavyashree P., Siva S. Yellampalli -- Low power arithmetic circuit design for multimedia applications / Senthil C. Pari -- Case study: system on a chip for electric stimulation / Martha Salome Lopez -- Low power design of high speed communication system using IO standard technique over 28 nm VLSI chip / Bhagwan Das, Mohammad Faiz Liew Abdullah.
506
$a
Restricted to subscribers or individual electronic text purchasers.
520
3
$a
"This book analyzes various traditional and modern low power techniques for integrated circuit design in addition to the limiting factors of existing techniques and methods for optimization, offering a research-based discussion of the technicalities involved in the VLSI hardware development process cycle"--Provided by publisher.
530
$a
Also available in print.
538
$a
Mode of access: World Wide Web.
588
$a
Description based on title screen (IGI Global, viewed 06/18/2016).
650
0
$a
Low voltage integrated circuits
$x
Design and construction.
$3
699876
650
0
$a
Integrated circuits
$x
Very large scale integration
$x
Design and construction.
$3
649275
653
$a
Low power benchmarking
653
$a
Low power circuit design
653
$a
Low power modeling
653
$a
Power optimization
653
$a
Routing strategies
653
$a
Testing methodologies
700
1
$a
Sharma, Manoj,
$d
1981-
$e
editor.
$3
2197757
700
1
$a
Gautam, Ruchi,
$d
1984-
$e
editor.
$3
2197758
700
1
$a
Khan, Mohammad Ayoub,
$d
1980-
$3
1581242
710
2
$a
IGI Global,
$e
publisher.
$3
2142982
776
0
$c
(Original)
$w
(DLC)2016003311
776
0 8
$i
Print version:
$z
1522501908
$z
9781522501909
$w
(DLC) 2016003311
856
4 0
$u
http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/978-1-5225-0190-9
筆 0 讀者評論
館藏地:
全部
電子資源
出版年:
卷號:
館藏
1 筆 • 頁數 1 •
1
條碼號
典藏地名稱
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
W9281430
電子資源
11.線上閱覽_V
電子書
EB TK7874.66 .D47 2016e
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
評論
新增評論
分享你的心得
Export
取書館
處理中
...
變更密碼
登入