語系:
繁體中文
English
說明(常見問題)
回圖書館首頁
手機版館藏查詢
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
A dual-path 2-0 MASH ADC with dual d...
~
Zhang, Zhenyong.
FindBook
Google Book
Amazon
博客來
A dual-path 2-0 MASH ADC with dual digital error correction.
紀錄類型:
書目-電子資源 : Monograph/item
正題名/作者:
A dual-path 2-0 MASH ADC with dual digital error correction./
作者:
Zhang, Zhenyong.
面頁冊數:
93 p.
附註:
Source: Dissertation Abstracts International, Volume: 68-06, Section: B, page: .
Contained By:
Dissertation Abstracts International68-06B.
標題:
Engineering, Electronics and Electrical. -
電子資源:
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3268271
ISBN:
9780549066736
A dual-path 2-0 MASH ADC with dual digital error correction.
Zhang, Zhenyong.
A dual-path 2-0 MASH ADC with dual digital error correction.
- 93 p.
Source: Dissertation Abstracts International, Volume: 68-06, Section: B, page: .
Thesis (Ph.D.)--Oregon State University, 2007.
This dissertation presents a dual-path 2-0 MASH (Multi-stAge-noise - SHaping) ADC with two verified digital corrections of DAC mismatch error and quantization noise leakage. By using these two techniques, the requirements for the analog circuits are greatly relaxed. The dual-path structure generates two outputs, one only composed of conversion errors, the other input signal plus conversion errors. For the above two correlation algorithms, the input signal is the largest interference. Hence, the first output is suitable for a correlation operation, greatly speeding up the correlation based techniques, while the second serves as the final output after removal of the DAC error and quantization noise leakage.
ISBN: 9780549066736Subjects--Topical Terms:
626636
Engineering, Electronics and Electrical.
A dual-path 2-0 MASH ADC with dual digital error correction.
LDR
:02749nmm 2200289 4500
001
1835722
005
20071226140440.5
008
130610s2007 eng d
020
$a
9780549066736
035
$a
(UMI)AAI3268271
035
$a
AAI3268271
040
$a
UMI
$c
UMI
100
1
$a
Zhang, Zhenyong.
$3
1924344
245
1 2
$a
A dual-path 2-0 MASH ADC with dual digital error correction.
300
$a
93 p.
500
$a
Source: Dissertation Abstracts International, Volume: 68-06, Section: B, page: .
500
$a
Adviser: Gabor C. Temes.
502
$a
Thesis (Ph.D.)--Oregon State University, 2007.
520
$a
This dissertation presents a dual-path 2-0 MASH (Multi-stAge-noise - SHaping) ADC with two verified digital corrections of DAC mismatch error and quantization noise leakage. By using these two techniques, the requirements for the analog circuits are greatly relaxed. The dual-path structure generates two outputs, one only composed of conversion errors, the other input signal plus conversion errors. For the above two correlation algorithms, the input signal is the largest interference. Hence, the first output is suitable for a correlation operation, greatly speeding up the correlation based techniques, while the second serves as the final output after removal of the DAC error and quantization noise leakage.
520
$a
The dissertation also proposes a new Dynamic Element Matching (DEM) technique, namely Segmented Data Weighted Averaging (SeDWA), for application in a multi-bit Delta-Sigma Modulator (DSM). In SeDWA, the DAC elements are divided into several subsets with Data Weighted Averaging (DWA) applied in each set. This allows a simpler and faster implementation, and the selecting sequences for the DAC elements are more randomized than in conventional DWA. It reduces pattern tones, but still provides mismatch error shaping. In the simulated Power Spectra Density (PSD), no in-band pattern tones were observed, and only a moderate rise of the noise floor. Therefore, higher Spurious-Free Dynamic Range (SFDR) was achieved. The implementation of SeDWA can be simpler and faster than that of conventional DWA, making it suitable for high-speed applications.
520
$a
To verify the first technique, an experimental dual-path 2-0 MASH DSM was built. The split structure allows fast convergence and improved accuracy for the correction. Using a 20 MHz clock, the prototype chip achieved an 84 dB dynamic range in a 1.25 MHz signal band, when fabricated in CMOS 0.18um process.
590
$a
School code: 0172.
650
4
$a
Engineering, Electronics and Electrical.
$3
626636
690
$a
0544
710
2 0
$a
Oregon State University.
$3
625720
773
0
$t
Dissertation Abstracts International
$g
68-06B.
790
1 0
$a
Temes, Gabor C.,
$e
advisor
790
$a
0172
791
$a
Ph.D.
792
$a
2007
856
4 0
$u
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3268271
筆 0 讀者評論
館藏地:
全部
電子資源
出版年:
卷號:
館藏
1 筆 • 頁數 1 •
1
條碼號
典藏地名稱
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
W9226742
電子資源
11.線上閱覽_V
電子書
EB
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
評論
新增評論
分享你的心得
Export
取書館
處理中
...
變更密碼
登入