語系:
繁體中文
English
說明(常見問題)
回圖書館首頁
手機版館藏查詢
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Fault simulation and multiple scan c...
~
Quasem, Md. Saffat.
FindBook
Google Book
Amazon
博客來
Fault simulation and multiple scan chain design methodology for systems-on-chips (SOC).
紀錄類型:
書目-電子資源 : Monograph/item
正題名/作者:
Fault simulation and multiple scan chain design methodology for systems-on-chips (SOC)./
作者:
Quasem, Md. Saffat.
面頁冊數:
158 p.
附註:
Source: Dissertation Abstracts International, Volume: 66-11, Section: B, page: 6177.
Contained By:
Dissertation Abstracts International66-11B.
標題:
Engineering, Electronics and Electrical. -
電子資源:
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3196879
ISBN:
9780542427534
Fault simulation and multiple scan chain design methodology for systems-on-chips (SOC).
Quasem, Md. Saffat.
Fault simulation and multiple scan chain design methodology for systems-on-chips (SOC).
- 158 p.
Source: Dissertation Abstracts International, Volume: 66-11, Section: B, page: 6177.
Thesis (Ph.D.)--University of Southern California, 2005.
Pre-designed functional blocks, called intellectual property (IP) cores are being widely used for cost-effective and timely design of systems-on chip (SOC). In current SOC test methodology cores are tested using pre-computed test vectors provided by core vendors. Scan-based DFT (design for testability) approach is widely used to apply pre-computed test vectors. This dissertation presents a SOC fault simulation methodology that protects core IP and a novel multiple scan chain design framework.
ISBN: 9780542427534Subjects--Topical Terms:
626636
Engineering, Electronics and Electrical.
Fault simulation and multiple scan chain design methodology for systems-on-chips (SOC).
LDR
:03986nmm 2200301 4500
001
1820585
005
20061114130256.5
008
130610s2005 eng d
020
$a
9780542427534
035
$a
(UnM)AAI3196879
035
$a
AAI3196879
040
$a
UnM
$c
UnM
100
1
$a
Quasem, Md. Saffat.
$3
1909807
245
1 0
$a
Fault simulation and multiple scan chain design methodology for systems-on-chips (SOC).
300
$a
158 p.
500
$a
Source: Dissertation Abstracts International, Volume: 66-11, Section: B, page: 6177.
500
$a
Adviser: Sandeep Gupta.
502
$a
Thesis (Ph.D.)--University of Southern California, 2005.
520
$a
Pre-designed functional blocks, called intellectual property (IP) cores are being widely used for cost-effective and timely design of systems-on chip (SOC). In current SOC test methodology cores are tested using pre-computed test vectors provided by core vendors. Scan-based DFT (design for testability) approach is widely used to apply pre-computed test vectors. This dissertation presents a SOC fault simulation methodology that protects core IP and a novel multiple scan chain design framework.
520
$a
Reuse of pre-computed core-level tests protects IP, and reduces test development effort. However, such advantage comes at the expense of high hardware overhead, test application time, and performance penalty. In contrast, if a soc vendor can select SOC-specific multi-phase test methodology test application cost reduces drastically. We collectively call the tests used for multi-phase testing a custom test set. Currently, development of custom tests for a SOC is possible only if the netlist of each core used in the SOC is available.
520
$a
We have developed a new test development framework that protects IP as completely as the current approach while also allowing efficient development of SOC-specific custom tests. In the proposed, each core's netlist is retained on computers controlled by the core vendors. The SOC vendor generates tests efficiently by interactively querying a set of procedures running at each core vendor's computers. Under this paradigm we developed a distributed fault simulator for both full scan (combinational) and sequential SOCs that is efficient and protects core IP. Accuracy of the proposed fault simulator is identical to that of a traditional fault simulator for any given system level tests. However, unlike a traditional fault simulator, the proposed fault simulator does not require the netlist of the core to be revealed to any SOC designer. We also showed that we are able to perform efficient fault simulation revealing only core input-output dependency and logic behavior. Parallelization techniques are developed to reduce impact of communication latency.
520
$a
DFT enable the quality goals to be met with a high degree (high fault coverage) during test, allow the coverage measurement to be done efficiently and economically, and help ATPG process. This dissertation addresses the issues of high test application time and hardware overhead associated with scan-based DFT in SOC designs. We describe multiple scan chain design framework that optimizes test application time and routing overhead in an integrated manner. This is a branch-and-bound approach for designing non-reconfigurable, and reconfigurable multiple scan chains. Several circuit properties and bound computation techniques are developed to reduce time complexity and search space. Experimental results demonstrate significant reduction in test application time and hardware cost over prior heuristic approaches. In realistic time complexity the search procedures design scan chains with test application time within two times of the global optimal.
590
$a
School code: 0208.
650
4
$a
Engineering, Electronics and Electrical.
$3
626636
690
$a
0544
710
2 0
$a
University of Southern California.
$3
700129
773
0
$t
Dissertation Abstracts International
$g
66-11B.
790
1 0
$a
Gupta, Sandeep,
$e
advisor
790
$a
0208
791
$a
Ph.D.
792
$a
2005
856
4 0
$u
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3196879
筆 0 讀者評論
館藏地:
全部
電子資源
出版年:
卷號:
館藏
1 筆 • 頁數 1 •
1
條碼號
典藏地名稱
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約狀態
備註欄
附件
W9211448
電子資源
11.線上閱覽_V
電子書
EB
一般使用(Normal)
在架
0
1 筆 • 頁數 1 •
1
多媒體
評論
新增評論
分享你的心得
Export
取書館
處理中
...
變更密碼
登入