東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Process variation aware high perform...

Agarwal, Amit.

FindBook

Google Book

Amazon

博客來

Process variation aware high performance low power VLSI system design in nano-scale regime.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Process variation aware high performance low power VLSI system design in nano-scale regime./
作者:	Agarwal, Amit.
面頁冊數:	166 p.
附註:	Source: Dissertation Abstracts International, Volume: 66-11, Section: B, page: 6143.
Contained By:	Dissertation Abstracts International66-11B.
標題:	Engineering, Electronics and Electrical. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3198152
ISBN:	9780542424519

Process variation aware high performance low power VLSI system design in nano-scale regime.
Agarwal, Amit.

Process variation aware high performance low power VLSI system design in nano-scale regime. - 166 p.

Source: Dissertation Abstracts International, Volume: 66-11, Section: B, page: 6143.

Thesis (Ph.D.)--Purdue University, 2005.

As the CMOS technology continues to scale down for higher performance, power dissipation and robustness to leakage, noise, and process variations are becoming major obstacles for circuit design in the nano-scale regimes. Due to increased density of transistors in a die and higher frequencies of operation, the power consumption is reaching the cooling capacity limits. On the other hand, due to increased leakage, noise, and process variations, the predictability and therefore the design yield is threatened. This thesis focuses in the cooperative field of circuit/device and circuit/architecture co-design for high-performance and low-power VLSI systems in the nanometer regime considering process variation. We first analyze the impact of process variation on the different failure mechanisms in SRAM cells and propose a fault tolerant cache architecture suitable for high performance memory. This technique dynamically detects and replaces faulty cells by adaptively resizing the cache. Next, we present a pipelined cache architecture which can be accessed every clock cycle and thereby, enhances bandwidth and overall processor performance. The proposed architecture utilizes the idea of banking to reduce bit-line and word-line delay, making word-line to sense amplifier delay to fit into a single clock cycle. Next, we propose a leakage tolerant, high performance register file design targeted for sub-90nm technology generations. A wordline under-drive technique combined with local bitline merge NAND whose P/N skew is optimally programmable based on die leakage showing good promise for squeezing the robustness and delay distribution is described. We also present a low leakage, leakage tolerant register file using conditional sleep transistor. The local bitline shares a sleep transistor for aggressive bitline leakage reduction/tolerance to enable high fanin bitlines with low-V t transistors. Next, we present an accurate estimation and modeling of total chip leakage considering both inter- and intra-die process variations. Finally, we explore the effectiveness of dual-Vt design under aggressive scaling of technology. The present way of realizing high-Vt devices results in high junction tunneling leakage compared to low-Vt devices, which in turn may result in negligible leakage savings for dual- Vt designs. Moreover, increase in process variation severely affects the yield of such designs. This work suggests important measures and different design options that need to be incorporated in conventional dual- Vt design to achieve total leakage power improvement while ensuring yield.

ISBN: 9780542424519Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Process variation aware high performance low power VLSI system design in nano-scale regime.
LDR:03485nmm 2200265 4500 001 1820351
005 20061023071042.5
008 130610s2005 eng d
020 $a 9780542424519
035 $a (UnM)AAI3198152
035 $a AAI3198152
040 $a UnM $c UnM
100 1 $a Agarwal, Amit. $3 1909581
245 1 0 $a Process variation aware high performance low power VLSI system design in nano-scale regime.
300 $a 166 p.
500 $a Source: Dissertation Abstracts International, Volume: 66-11, Section: B, page: 6143.
500 $a Major Professor: Kaushik Roy.
502 $a Thesis (Ph.D.)--Purdue University, 2005.
520 $a As the CMOS technology continues to scale down for higher performance, power dissipation and robustness to leakage, noise, and process variations are becoming major obstacles for circuit design in the nano-scale regimes. Due to increased density of transistors in a die and higher frequencies of operation, the power consumption is reaching the cooling capacity limits. On the other hand, due to increased leakage, noise, and process variations, the predictability and therefore the design yield is threatened. This thesis focuses in the cooperative field of circuit/device and circuit/architecture co-design for high-performance and low-power VLSI systems in the nanometer regime considering process variation. We first analyze the impact of process variation on the different failure mechanisms in SRAM cells and propose a fault tolerant cache architecture suitable for high performance memory. This technique dynamically detects and replaces faulty cells by adaptively resizing the cache. Next, we present a pipelined cache architecture which can be accessed every clock cycle and thereby, enhances bandwidth and overall processor performance. The proposed architecture utilizes the idea of banking to reduce bit-line and word-line delay, making word-line to sense amplifier delay to fit into a single clock cycle. Next, we propose a leakage tolerant, high performance register file design targeted for sub-90nm technology generations. A wordline under-drive technique combined with local bitline merge NAND whose P/N skew is optimally programmable based on die leakage showing good promise for squeezing the robustness and delay distribution is described. We also present a low leakage, leakage tolerant register file using conditional sleep transistor. The local bitline shares a sleep transistor for aggressive bitline leakage reduction/tolerance to enable high fanin bitlines with low-V t transistors. Next, we present an accurate estimation and modeling of total chip leakage considering both inter- and intra-die process variations. Finally, we explore the effectiveness of dual-Vt design under aggressive scaling of technology. The present way of realizing high-Vt devices results in high junction tunneling leakage compared to low-Vt devices, which in turn may result in negligible leakage savings for dual- Vt designs. Moreover, increase in process variation severely affects the yield of such designs. This work suggests important measures and different design options that need to be incorporated in conventional dual- Vt design to achieve total leakage power improvement while ensuring yield.
590 $a School code: 0183.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a Purdue University. $3 1017663
773 0 $t Dissertation Abstracts International $g 66-11B.
790 1 0 $a Roy, Kaushik, $e advisor
790 $a 0183
791 $a Ph.D.
792 $a 2005
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3198152