東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Designing Digital Computer Systems w...

Lilja, David J.

Linked to FindBook

Google Book

Amazon

博客來

Designing Digital Computer Systems with Verilog.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Designing Digital Computer Systems with Verilog./
Author:	Lilja, David J.
other author:	Sapatnekar, Sachin S.
Published:	Leiden :Cambridge University Press, : 2004.,
Description:	176 p.
[NT 15003449]:	Cover; Half-title; Title; Copyright; Contents; Preface; 1 Controlling complexity; 2 A Verilogical place to start; 3 Defining the instruction set architecture; 4 Algorithmic behavioral modeling; 5 Building an assembler for VeSPA; 6 Pipelining; 7 Implementation of the pipelined processor; 8 Verification; APPENDIX A The VeSPA instruction set architecture (ISA); APPENDIX B The VASM assembler; Index
Subject:	Verilog (Computer hardware description language). -
Online resource:	http://dx.doi.org/10.1017/CBO9780511607059Click here to view book
ISBN:	9780511607059 (electronic bk.)

Designing Digital Computer Systems with Verilog.
Lilja, David J.

Designing Digital Computer Systems with Verilog.[electronic resource]. - Leiden :Cambridge University Press,2004. - 176 p.

Cover; Half-title; Title; Copyright; Contents; Preface; 1 Controlling complexity; 2 A Verilogical place to start; 3 Defining the instruction set architecture; 4 Algorithmic behavioral modeling; 5 Building an assembler for VeSPA; 6 Pipelining; 7 Implementation of the pipelined processor; 8 Verification; APPENDIX A The VeSPA instruction set architecture (ISA); APPENDIX B The VASM assembler; Index

This is both an introduction to computer architecture and a guide to using a hardware description language (HDL) to design a simple processor. The authors demonstrate how behavioral and structural models can be developed using the popular Verilog HDL. For senior and graduate students, and practising engineers.

Electronic reproduction.

Available via World Wide Web.

Mode of access: World Wide Web.

ISBN: 9780511607059 (electronic bk.)Subjects--Topical Terms:

750071
Verilog (Computer hardware description language).
Index Terms--Genre/Form:

542853
Electronic books.

LC Class. No.: TK7885.7 .L55 2005eb

Dewey Class. No.: 621.392

Designing Digital Computer Systems with Verilog.
LDR:01591nmm a22002893u 4500 001 1809272
003 AU-PeEL
005 20090601202838.0
006 m d
007 cr mn---------
008 231221t2004 ||| s |||||||eng|d
020 $a 9780511607059 (electronic bk.)
020 $a 9780521828666 (print)
035 $a EBL283578
035 $a EBL283578
035 $a 1809272
040 $a AU-PeEL $c AU-PeEL $d AU-PeEL
050 0 0 $a TK7885.7 .L55 2005eb
082 0 0 $a 621.392
100 1 $a Lilja, David J. $3 663179
245 1 0 $a Designing Digital Computer Systems with Verilog. $h [electronic resource].
260 $a Leiden : $b Cambridge University Press, $c 2004.
300 $a 176 p.
505 0 $a Cover; Half-title; Title; Copyright; Contents; Preface; 1 Controlling complexity; 2 A Verilogical place to start; 3 Defining the instruction set architecture; 4 Algorithmic behavioral modeling; 5 Building an assembler for VeSPA; 6 Pipelining; 7 Implementation of the pipelined processor; 8 Verification; APPENDIX A The VeSPA instruction set architecture (ISA); APPENDIX B The VASM assembler; Index
520 $a This is both an introduction to computer architecture and a guide to using a hardware description language (HDL) to design a simple processor. The authors demonstrate how behavioral and structural models can be developed using the popular Verilog HDL. For senior and graduate students, and practising engineers.
533 $a Electronic reproduction. $n Available via World Wide Web.
538 $a Mode of access: World Wide Web.
650 4 $a Verilog (Computer hardware description language). $3 750071
655 7 $a Electronic books. $2 lcsh $3 542853
700 1 $a Sapatnekar, Sachin S. $3 1898737
710 2 $a Ebooks Corporation. $3 1314793
776 1 $z 9780521828666
856 4 0 $z Click here to view book $u http://dx.doi.org/10.1017/CBO9780511607059