具容忍時序錯誤之心脈陣列的設計架構 = = A Design Fram...
賴俊年

Linked to FindBook      Google Book      Amazon      博客來     
  • 具容忍時序錯誤之心脈陣列的設計架構 = = A Design Framework of Systolic Arrays for Tolerating Timing Errors /
  • Record Type: Language materials, printed : Monograph/item
    Title/Author: 具容忍時序錯誤之心脈陣列的設計架構 = / 賴俊年撰
    Reminder of title: A Design Framework of Systolic Arrays for Tolerating Timing Errors /
    remainder title: A Design Framework of Systolic Arrays for Tolerating Timing Errors
    Author: 賴俊年
    other author: 紀新洲
    Published: [花蓮縣壽豐鄉] : [國立東華大學電機工程學系], : 2012[民101],
    Description: 11,82面 : 圖,表 ; 30公分
    Notes: 指導教授:紀新洲
    Online resource: http://134.208.29.93/cgi-bin/cdrfb3/gsweb.cgi?ccd=xZ3ZHR&o=e2&dbid=I%2B3%3D%3C19%2A%3B%25%2B&dbpathf=/opt/cdrfb3/db/stdcdrf/&fuid=01&dbna=
Location:  Year:  Volume Number: 
Items
  • 1 records • Pages 1 •
 
GE0128208 五樓論文區 (5F Theses & Dissertations) 03.不外借_N 本校碩士論文 T 448.6 5728 2012 一般使用(Normal) On shelf 0
  • 1 records • Pages 1 •
Multimedia
Reviews
Export
pickup library
 
 
Change password
Login