東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Design and modeling of high speed gl...

Chen, Guoqing.

Linked to FindBook

Google Book

Amazon

博客來

Design and modeling of high speed global on-chip interconnects.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Design and modeling of high speed global on-chip interconnects./
Author:	Chen, Guoqing.
Description:	269 p.
Notes:	Adviser: Eby G. Friedman.
Contained By:	Dissertation Abstracts International68-05B.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3263974
ISBN:	9780549021728

Design and modeling of high speed global on-chip interconnects.
Chen, Guoqing.

Design and modeling of high speed global on-chip interconnects. - 269 p.

Adviser: Eby G. Friedman.

Thesis (Ph.D.)--University of Rochester, 2007.

Interconnect has become a dominant factor in deep submicrometer (DSM) integrated circuits (ICs). With increasing levels of on-chip integration, more functional units are integrated onto a single die, such as a multi-core microprocessor and a system-on-chip. Global interconnect, which acts as a communication media among these functional units, plays an increasingly important role and can significantly limit the performance of advanced systems.

ISBN: 9780549021728Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Design and modeling of high speed global on-chip interconnects.
LDR:03001nam 2200313 a 45 001 948571
005 20110524
008 110524s2007 ||||||||||||||||| ||eng d
020 $a 9780549021728
035 $a (UMI)AAI3263974
035 $a AAI3263974
040 $a UMI $c UMI
100 1 $a Chen, Guoqing. $3 893911
245 1 0 $a Design and modeling of high speed global on-chip interconnects.
300 $a 269 p.
500 $a Adviser: Eby G. Friedman.
500 $a Source: Dissertation Abstracts International, Volume: 68-05, Section: B, page: 3258.
502 $a Thesis (Ph.D.)--University of Rochester, 2007.
520 $a Interconnect has become a dominant factor in deep submicrometer (DSM) integrated circuits (ICs). With increasing levels of on-chip integration, more functional units are integrated onto a single die, such as a multi-core microprocessor and a system-on-chip. Global interconnect, which acts as a communication media among these functional units, plays an increasingly important role and can significantly limit the performance of advanced systems.
520 $a With decreasing on-chip clock periods, the timing characteristics of on-chip signals need to be determined and controlled more precisely. Accurate interconnect models are therefore critical to the IC design process. In this dissertation, two global inter connect models are presented. Closed-form expressions of the signal waveform are developed, which achieve good agreement with Spectre simulations.
520 $a During the interconnect design process, multiple design criteria are considered, such as delay, power, bandwidth, and noise. Repeaters are widely used in digital ICs to reduce interconnect delay and signal transition time with the penalty of additional power and area. A repeater insertion methodology is presented for achieving a tradeoff among different design criteria. Closed-form expressions for the number and size of the power optimal repeaters are developed.
520 $a With the scaling of CMOS technology, the requirements of different design criteria have become more stringent. It is increasingly difficult for conventional copper interconnect to satisfy these requirements. On-chip optical interconnect is shown to be a promising substitute for electrical interconnect in future advanced architectures. Critical lengths at which optical interconnect becomes advantageous are shown to be approximately one tenth of the chip edge length at the 22 nm technology node.
520 $a The focus of the IC design process in the DSM regime has shifted from logic optimization to interconnect optimization. The research presented in this dissertation provides several interconnect design and modeling methods to support this interconnect-centric design strategy.
590 $a School code: 0188.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 $a University of Rochester. $3 515736
773 0 $t Dissertation Abstracts International $g 68-05B.
790 $a 0188
790 1 0 $a Friedman, Eby G., $e advisor
791 $a Ph.D.
792 $a 2007
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3263974