Language:
English
繁體中文
Help
回圖書館首頁
手機版館藏查詢
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Minimizing and exploiting leakage in...
~
Jayakumar, Nikhil.
Linked to FindBook
Google Book
Amazon
博客來
Minimizing and exploiting leakage in VLSI.
Record Type:
Language materials, printed : Monograph/item
Title/Author:
Minimizing and exploiting leakage in VLSI./
Author:
Jayakumar, Nikhil.
Description:
166 p.
Notes:
Adviser: Sunil P. Khatri.
Contained By:
Dissertation Abstracts International68-06B.
Subject:
Engineering, Electronics and Electrical. -
Online resource:
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3270350
ISBN:
9780549093299
Minimizing and exploiting leakage in VLSI.
Jayakumar, Nikhil.
Minimizing and exploiting leakage in VLSI.
- 166 p.
Adviser: Sunil P. Khatri.
Thesis (Ph.D.)--Texas A&M University, 2007.
Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally dynamic (switching) power has dominated the total power consumption of VLSI circuits. However, due to process scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. This dissertation explores techniques to reduce leakage, as well as techniques to exploit leakage currents through the use of sub-threshold circuits.
ISBN: 9780549093299Subjects--Topical Terms:
626636
Engineering, Electronics and Electrical.
Minimizing and exploiting leakage in VLSI.
LDR
:02947nam 2200289 a 45
001
941961
005
20110519
008
110519s2007 ||||||||||||||||| ||eng d
020
$a
9780549093299
035
$a
(UMI)AAI3270350
035
$a
AAI3270350
040
$a
UMI
$c
UMI
100
1
$a
Jayakumar, Nikhil.
$3
1086102
245
1 0
$a
Minimizing and exploiting leakage in VLSI.
300
$a
166 p.
500
$a
Adviser: Sunil P. Khatri.
500
$a
Source: Dissertation Abstracts International, Volume: 68-06, Section: B, page: 4016.
502
$a
Thesis (Ph.D.)--Texas A&M University, 2007.
520
$a
Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally dynamic (switching) power has dominated the total power consumption of VLSI circuits. However, due to process scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. This dissertation explores techniques to reduce leakage, as well as techniques to exploit leakage currents through the use of sub-threshold circuits.
520
$a
This dissertation consists of two studies. In the first study, techniques to reduce leakage are presented. These include a low leakage ASIC design methodology that uses high VT sleep transistors selectively, a methodology that combines input vector control and circuit modification, and a scheme to find the optimum reverse body bias voltage to minimize leakage.
520
$a
As the minimum feature size of VLSI fabrication processes continues to shrink with each successive process generation (along with the value of supply voltage and therefore the threshold voltage of the devices), leakage currents increase exponentially. Leakage currents are hence seen as a necessary evil in traditional VLSI design methodologies. We present an approach to turn this problem into an opportunity. In the second study in this dissertation, we attempt to exploit leakage currents to perform computation. We use sub-threshold digital circuits and come up with ways to get around some of the pitfalls associated with sub-threshold circuit design. These include a technique that uses body biasing adaptively to compensate for Process, Voltage and Temperature (PVT) variations, a design approach that uses asynchronous micro-pipelined Network of Programmable Logic Arrays (NPLAs) to help improve the throughput of sub-threshold designs, and a method to find the optimum supply voltage that minimizes energy consumption in a circuit.
590
$a
School code: 0803.
650
4
$a
Engineering, Electronics and Electrical.
$3
626636
690
$a
0544
710
2
$a
Texas A&M University.
$3
718977
773
0
$t
Dissertation Abstracts International
$g
68-06B.
790
$a
0803
790
1 0
$a
Khatri, Sunil P.,
$e
advisor
791
$a
Ph.D.
792
$a
2007
856
4 0
$u
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3270350
based on 0 review(s)
Location:
ALL
電子資源
Year:
Volume Number:
Items
1 records • Pages 1 •
1
Inventory Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
W9111333
電子資源
11.線上閱覽_V
電子書
EB W9111333
一般使用(Normal)
On shelf
0
1 records • Pages 1 •
1
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login