東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

On-chip inductance extraction, simul...

Hu, Haitian.

FindBook

Google Book

Amazon

博客來

On-chip inductance extraction, simulation and modeling.

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	On-chip inductance extraction, simulation and modeling./
作者:	Hu, Haitian.
面頁冊數:	109 p.
附註:	Adviser: Sachin S. Sapatnekar.
Contained By:	Dissertation Abstracts International63-03B
標題:	Engineering, Electronics and Electrical -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3047637
ISBN:	0493617485

On-chip inductance extraction, simulation and modeling.
Hu, Haitian.

On-chip inductance extraction, simulation and modeling. - 109 p.

Adviser: Sachin S. Sapatnekar.

Thesis (Ph.D.)--University of Minnesota, 2002.

As technologies shrink further, operating frequencies increase, and low-k dielectrics are introduced to diminish capacitive effects, on-chip inductance effects become more and more dominant in VLSI circuits. The fast and accurate analysis of inductance is seen as growing problems in recent years. This thesis consists of three parts, covering the extraction, simulation and compact modeling aspects of on-chip inductance issues.

ISBN: 0493617485Subjects--Topical Terms:

1260285
Engineering, Electronics and Electrical

On-chip inductance extraction, simulation and modeling.
LDR:03454nam 2200301 a 45 001 936628
005 20110510
008 110510s2002 eng d
020 $a 0493617485
035 $a (UnM)AAI3047637
035 $a AAI3047637
040 $a UnM $c UnM
100 1 $a Hu, Haitian. $3 1260382
245 1 0 $a On-chip inductance extraction, simulation and modeling.
300 $a 109 p.
500 $a Adviser: Sachin S. Sapatnekar.
500 $a Source: Dissertation Abstracts International, Volume: 63-03, Section: B, page: 1489.
502 $a Thesis (Ph.D.)--University of Minnesota, 2002.
520 $a As technologies shrink further, operating frequencies increase, and low-k dielectrics are introduced to diminish capacitive effects, on-chip inductance effects become more and more dominant in VLSI circuits. The fast and accurate analysis of inductance is seen as growing problems in recent years. This thesis consists of three parts, covering the extraction, simulation and compact modeling aspects of on-chip inductance issues.
520 $a A precorrected-FFT approach for fast and highly accurate simulation of circuits with on-chip inductance is first proposed, with the objective of calculating the product of a dense partial element equivalent circuit (PEEC) inductance matrix and a current vector, an operation with a high computational cost. The effects of all of the inductors are implicitly considered in the calculation. Grid representation of currents enables the use of the discrete Fast Fourier Transform (FFT) for fast magnetic vector potential calculation. In terms of accuracy, memory and speed, it is shown that the precorrected-FFT method is an excellent approach for simulating on-chip inductance in a large circuit.
520 $a Next, two practical approaches for on-chip inductance extraction are proposed to obtain a highly sparsified and accurate inverse inductance matrix <italic> K</italic>. Both approaches use circuit characteristics to obtain a sparse, stable and symmetric <italic>K</italic>, using the concept of resistance-dominant and inductance-dominant lines. Algorithm 1 is more realistic, while Algorithm 2 works under the simplified assumptions that the supply lines have zero <math> <f> <sum align="c"><ll>j</ll></sum>L<inf>ij</inf><fen lp="par">dI<inf> j</inf>/dt<rp post="par"></fen></f> </math> drops and that currents return from a user-defined distance. K-PRIMA, an extension of the reduced-order modeling technique, PRIMA, is developed to handle <italic>K</italic> matrices with guarantees of passivity
520 $a Finally, a table look-up compact model, two-path ladder model, for RLC interconnect lines is proposed for on-chip interconnect timing and noise analysis. The model parameters are synthesized through constrained nonlinear optimization to directly match the signal response characteristics over a range of input transition times and loads. The effect of capacitances on the return current distribution is explicitly considered. This model is demonstrated to accurately predict responses such as the interconnect delay, gate delay, transition times at near and far ends of switching lines as well as the overshoot at the far ends of switching lines
590 $a School code: 0130
650 $a Engineering, Electronics and Electrical $3 1260285
690 $a 054
710 2 $a University of Minnesota $3 1260383
773 0 $t Dissertation Abstracts International $g 63-03B
790 $a 013
790 1 $a Sapatnekar, Sachin S., $e adviso
791 $a Ph.D
792 $a 200
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3047637