東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

The design of high-throughput asynch...

Singh, Montek.

Linked to FindBook

Google Book

Amazon

博客來

The design of high-throughput asynchronous pipelines.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	The design of high-throughput asynchronous pipelines./
Author:	Singh, Montek.
Description:	242 p.
Notes:	Adviser: Steven M. Nowick.
Contained By:	Dissertation Abstracts International62-12B
Subject:	Computer Science -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3037758
ISBN:	0493509682

The design of high-throughput asynchronous pipelines.
Singh, Montek.

The design of high-throughput asynchronous pipelines. - 242 p.

Adviser: Steven M. Nowick.

Thesis (Ph.D.)--Columbia University, 2002.

This thesis focuses on the design of very high-speed asynchronous systems. A more specific focus of this thesis is on high-throughput asynchronous pipelines, since pipelining is at the heart of most high-performance systems.

ISBN: 0493509682Subjects--Topical Terms:

890869
Computer Science

The design of high-throughput asynchronous pipelines.
LDR:03008nam 2200337 a 45 001 936584
005 20110510
008 110510s2002 eng d
020 $a 0493509682
035 $a (UnM)AAI3037758
035 $a AAI3037758
040 $a UnM $c UnM
100 1 $a Singh, Montek. $3 1260294
245 1 0 $a The design of high-throughput asynchronous pipelines.
300 $a 242 p.
500 $a Adviser: Steven M. Nowick.
500 $a Source: Dissertation Abstracts International, Volume: 62-12, Section: B, page: 5814.
502 $a Thesis (Ph.D.)--Columbia University, 2002.
520 $a This thesis focuses on the design of very high-speed asynchronous systems. A more specific focus of this thesis is on high-throughput asynchronous pipelines, since pipelining is at the heart of most high-performance systems.
520 $a This thesis makes three contributions.
520 $a Clocked or <italic>synchronous</italic> design has traditionally been used for nearly all digital systems. However, it is now facing significant challenges as clock rates reach several GigaHertz, chip sizes increase, and the demands for low power and modular design become paramount. An alternative paradigm is clockless or <italic>asynchronous</italic> design, which has several potential advantages towards meeting these challenges.
520 $a First, four new asynchronous pipeline styles are introduced: “lookahead,” “high-capacity,” “MOUSETRAP” and “dynamic GasP” pipelines. The styles differ from each other in many aspects, such as handshaking protocols, storage capacity, implementation styles, and timing assumptions. The new styles are capable of multi-GigaHertz throughputs in today's silicon technology (<italic>e.g.</italic>, 0.13–0.18 micron), yet each style has a simple implementation. High throughputs are obtained through efficient pipelining of systems at a fine granularity, though the pipeline styles are also useful for coarser-grain applications
520 $a Next, the basic pipeline styles are extended to address several issues that arise in practice while designing real-world systems. In particular, the styles are generalized to handle a greater variety of architectures (<italic> e.g.</italic>, datapaths with forks and joins), and to robustly interface with arbitrary-speed environments
520 $a Finally, the pipeline styles of this thesis are validated by designing and fabricating real VLSI subsystems, including: simple FIFO's, pipelined adders, and an experimental digital FIR filter chip. All chips were tested to be fully functional; throughputs of over 2.4 GHz for the FIFO's, and up to 1.3 GHz for the FIR filter, were obtained in an IBM 0.18 micron technology
590 $a School code: 0054
650 $a Computer Science $3 890869
650 $a Engineering, Electronics and Electrical $3 1260285
690 $a 054
690 $a 098
710 2 $a Columbia University $3 1260295
773 0 $t Dissertation Abstracts International $g 62-12B
790 $a 005
790 1 $a Nowick, Steven M., $e adviso
791 $a Ph.D
792 $a 200
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3037758