東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Low-voltage high-speed switched capa...

Wang, Lei.

Linked to FindBook

Google Book

Amazon

博客來

Low-voltage high-speed switched capacitor circuit design.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Low-voltage high-speed switched capacitor circuit design./
Author:	Wang, Lei.
Description:	81 p.
Notes:	Chair: S. H. K. Embabi.
Contained By:	Dissertation Abstracts International62-11B.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3033896
ISBN:	0493469621

Low-voltage high-speed switched capacitor circuit design.
Wang, Lei.

Low-voltage high-speed switched capacitor circuit design. - 81 p.

Chair: S. H. K. Embabi.

Thesis (Ph.D.)--Texas A&M University, 2001.

New methods were studied for the purpose of designing low voltage and high speed switched capacitor (SC) circuits without using the on-chip voltage bootstrapper. Auto-zeroed integrator (AZI) was proposed as the fundamental building block of low voltage SC systems. AZI has no signal dependent switches, so it can work at the low voltage with a high operating speed. Also, AZI is not sensitive to the charge injection and non-linear resistance related distortions. The low voltage two-stage fully differential opamp built for the AZI has a dynamic common-mode feedback circuit without signal dependent switches. Three testing circuits using AZI were implemented in 1.2μm CMOS process at 1.5V power supply voltage.

ISBN: 0493469621Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Low-voltage high-speed switched capacitor circuit design.
LDR:02925nam 2200301 a 45 001 932480
005 20110505
008 110505s2001 eng d
020 $a 0493469621
035 $a (UnM)AAI3033896
035 $a AAI3033896
040 $a UnM $c UnM
100 1 $a Wang, Lei. $3 1256221
245 1 0 $a Low-voltage high-speed switched capacitor circuit design.
300 $a 81 p.
500 $a Chair: S. H. K. Embabi.
500 $a Source: Dissertation Abstracts International, Volume: 62-11, Section: B, page: 5294.
502 $a Thesis (Ph.D.)--Texas A&M University, 2001.
520 $a New methods were studied for the purpose of designing low voltage and high speed switched capacitor (SC) circuits without using the on-chip voltage bootstrapper. Auto-zeroed integrator (AZI) was proposed as the fundamental building block of low voltage SC systems. AZI has no signal dependent switches, so it can work at the low voltage with a high operating speed. Also, AZI is not sensitive to the charge injection and non-linear resistance related distortions. The low voltage two-stage fully differential opamp built for the AZI has a dynamic common-mode feedback circuit without signal dependent switches. Three testing circuits using AZI were implemented in 1.2μm CMOS process at 1.5V power supply voltage.
520 $a The first testing circuit is a second order fully differential SC bandpass filter working at 5.0MHz sampling rate. The central frequency of the filter was designed at 833KHz and the Q factor is 8. The second testing circuit is a fourth order fully differential SC bandpass delta-sigma modulator with the sampling rate of 5.0MHz too. It has a narrowband of 25KHz centered at the intermediate frequency (IF) of 1.25MHz. The tested results demonstrated a 61dB signal-to-noise-and-distortion-ratio (SNDR) and a −78dBc third order inter-modulation (IM3).
520 $a The third circuit is a 2-path fully differential fourth order bandpass delta-sigma modulator. It has an effective sampling rate of 10MHz double of the clock rate of 5.0MZ. The signal narrowband of the 2-path modulator is then located at 2.5MHz. The tested results are: 65 dB SNDR, −75dBc IM3, and a −35dBc spurious image of the desired signal.
520 $a As a supporting and extending research of SC circuits, a new architecture of the SC differentiator having less sensitivity to mismatch and lower thermal noise was also mentioned. A 2-path fourth order SC delta-sigma modulator working at 3.0V supply voltage and 60MHz sampling rate was designed and implemented in 0.35μm CMOS process. The measured maximal SNR is 76dB for 0.25V (peak differential) sine wave input.
590 $a School code: 0803.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a Texas A&M University. $3 718977
773 0 $t Dissertation Abstracts International $g 62-11B.
790 $a 0803
790 1 0 $a Embabi, S. H. K., $e advisor
791 $a Ph.D.
792 $a 2001
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3033896