東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Linked to FindBook

Google Book

Amazon

博客來

Electronic design automation = synthesis, verification, and test /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Electronic design automation/ edited by Laung-Terng Wang, Yao-Wen Chang, Kwang-Ting (Tim) Cheng.
Reminder of title:	synthesis, verification, and test /
other author:	Chang, Yao-Wen.
Published:	Burlington, MA :Morgan Kaufmann Publishers/Elsevier, : 2009.,
Description:	1 online resource.
[NT 15003449]:	Ch. 14. Fault Simulation and Test Generation / James C.-M. Li and Michael S. Hsiao.
[NT 15003449]:	Ch. 1. Introduction / Charles E. Stroud, Lang-Terng Wang and Yao-Wen Chang -- Ch. 2. Fundamentals of CMOS design / Xinghao Chen and Nur A. Touba -- Ch. 3. Design for testability / Laung-Terng Wang -- Ch. 4. Fundamentals of algorithms/ Chung-Yang Huang, Chao-Yue Lai and Kwang-Ting Cheng -- Ch. 5. Electronic system-level design and high-level synthesis / Jianwen Zhu and Nikil Dutt -- Ch. 6. Logic synthesis in a nutshell / Jie-Hong Jiang and Srinivas Devadas -- Ch. 7. Test synthesis/ Laung-Terng Wang, Xiaoqing Wen and Shianling Wu -- Ch. 8. Logic and circuit simulation / Jiun-Lang Huang, Cheng-Kok Koh and Stephen F. Cauley -- Ch. 9. Functional verification / Hung-Pin Wen, Li-C. Wang and Kwang-Ting Cheng -- Ch. 10. Floorplanning/ Tung-Chieh Chen and Yao-Wen Chang -- Ch. 11. Placement / Chris Chu -- Ch. 12. Global and detailed routing / Huang-Yu Chen and Yao-Wen Chang -- Ch. 13. Synthesis of clock ad power/ground networks / Cheng-Kok Koh, Jitesh Jain and Stephen F. Cauley.
Subject:	Computer-aided design. -
Online resource:	http://www.engineeringvillage.com/controller/servlet/OpenURL?genre=book&isbn=9780123743640An electronic book accessible through the World Wide Web; click for information
Online resource:	http://www.sciencedirect.com/science/book/9780123743640An electronic book accessible through the World Wide Web; click for information
ISBN:	0123743648

Electronic design automation = synthesis, verification, and test /
Electronic design automationsynthesis, verification, and test /[electronic resource] :edited by Laung-Terng Wang, Yao-Wen Chang, Kwang-Ting (Tim) Cheng. - Burlington, MA :Morgan Kaufmann Publishers/Elsevier,2009. - 1 online resource.

Ch. 14. Fault Simulation and Test Generation / James C.-M. Li and Michael S. Hsiao.

This book provides broad and comprehensive coverage of the entire EDA flow. EDA/VLSI practitioners and researchers in need of fluency in an "adjacent" field will find this an invaluable reference to the basic EDA concepts, principles, data structures, algorithms, and architectures for the design, verification, and test of VLSI circuits. Anyone who needs to learn the concepts, principles, data structures, algorithms, and architectures of the EDA flow will benefit from this book. Covers complete spectrum of the EDA flow, from ESL design modeling to logic/test synthesis, verification, physical design, and test - helps EDA newcomers to get "up-and-running" quickly Includes comprehensive coverage of EDA concepts, principles, data structures, algorithms, and architectures - helps all readers improve their VLSI design competence Contains latest advancements not yet available in other books, including Test compression, ESL design modeling, large-scale floorplanning, placement, routing, synthesis of clock and power/ground networks - helps readers to design/develop testable chips or products Includes industry best-practices wherever appropriate in most chapters - helps readers avoid costly mistakes.

Electronic reproduction.
Amsterdam :
Elsevier Science & Technology,
2010.

Mode of access: World Wide Web.

ISBN: 0123743648

Source: 153199:153357Elsevier Science & Technologyhttp://www.sciencedirect.comSubjects--Topical Terms:

531217
Computer-aided design.
Index Terms--Genre/Form:

542853
Electronic books.

LC Class. No.: TK7867 / .E4227 2009

Dewey Class. No.: 621.39/5

Electronic design automation = synthesis, verification, and test /
LDR:03743nam 2200313 a 45 001 892991
003 OCoLC
005 20101126
006 m d
007 cr cn|||||||||
008 101126s2009 mau s 000 0 eng d
020 $a 0123743648
020 $a 9780123743640
035 $a (OCoLC)528581481
035 $a ocn528581481
037 $a 153199:153357 $b Elsevier Science & Technology $n http://www.sciencedirect.com
040 $a OPELS $b eng $c OPELS
049 $a TEFA
050 1 4 $a TK7867 $b .E4227 2009
082 0 4 $a 621.39/5 $2 22
245 0 0 $a Electronic design automation $h [electronic resource] : $b synthesis, verification, and test / $c edited by Laung-Terng Wang, Yao-Wen Chang, Kwang-Ting (Tim) Cheng.
260 $a Burlington, MA : $c 2009. $b Morgan Kaufmann Publishers/Elsevier,
300 $a 1 online resource.
505 8 $a Ch. 14. Fault Simulation and Test Generation / James C.-M. Li and Michael S. Hsiao.
505 0 $a Ch. 1. Introduction / Charles E. Stroud, Lang-Terng Wang and Yao-Wen Chang -- Ch. 2. Fundamentals of CMOS design / Xinghao Chen and Nur A. Touba -- Ch. 3. Design for testability / Laung-Terng Wang -- Ch. 4. Fundamentals of algorithms/ Chung-Yang Huang, Chao-Yue Lai and Kwang-Ting Cheng -- Ch. 5. Electronic system-level design and high-level synthesis / Jianwen Zhu and Nikil Dutt -- Ch. 6. Logic synthesis in a nutshell / Jie-Hong Jiang and Srinivas Devadas -- Ch. 7. Test synthesis/ Laung-Terng Wang, Xiaoqing Wen and Shianling Wu -- Ch. 8. Logic and circuit simulation / Jiun-Lang Huang, Cheng-Kok Koh and Stephen F. Cauley -- Ch. 9. Functional verification / Hung-Pin Wen, Li-C. Wang and Kwang-Ting Cheng -- Ch. 10. Floorplanning/ Tung-Chieh Chen and Yao-Wen Chang -- Ch. 11. Placement / Chris Chu -- Ch. 12. Global and detailed routing / Huang-Yu Chen and Yao-Wen Chang -- Ch. 13. Synthesis of clock ad power/ground networks / Cheng-Kok Koh, Jitesh Jain and Stephen F. Cauley.
520 $a This book provides broad and comprehensive coverage of the entire EDA flow. EDA/VLSI practitioners and researchers in need of fluency in an "adjacent" field will find this an invaluable reference to the basic EDA concepts, principles, data structures, algorithms, and architectures for the design, verification, and test of VLSI circuits. Anyone who needs to learn the concepts, principles, data structures, algorithms, and architectures of the EDA flow will benefit from this book. Covers complete spectrum of the EDA flow, from ESL design modeling to logic/test synthesis, verification, physical design, and test - helps EDA newcomers to get "up-and-running" quickly Includes comprehensive coverage of EDA concepts, principles, data structures, algorithms, and architectures - helps all readers improve their VLSI design competence Contains latest advancements not yet available in other books, including Test compression, ESL design modeling, large-scale floorplanning, placement, routing, synthesis of clock and power/ground networks - helps readers to design/develop testable chips or products Includes industry best-practices wherever appropriate in most chapters - helps readers avoid costly mistakes.
533 $a Electronic reproduction. $b Amsterdam : $c Elsevier Science & Technology, $d 2010. $n Mode of access: World Wide Web. $n System requirements: Web browser. $n Title from title screen (viewed on Feb. 24, 2010). $n Access may be restricted to users at subscribing institutions.
650 0 $a Computer-aided design. $3 531217
650 0 $a Electronic circuit design $x Data processing. $3 649751
655 7 $a Electronic books. $2 lcsh $3 542853
700 1 $a Chang, Yao-Wen. $3 1025068
700 1 $a Cheng, Kwang-Ting, $d 1961- $3 1068290
700 1 $a Wang, Laung-Terng. $3 629088
710 2 $a ScienceDirect (Online service) $3 848416
856 4 0 $3 Referex $u http://www.engineeringvillage.com/controller/servlet/OpenURL?genre=book&isbn=9780123743640 $z An electronic book accessible through the World Wide Web; click for information
856 4 0 $3 ScienceDirect $u http://www.sciencedirect.com/science/book/9780123743640 $z An electronic book accessible through the World Wide Web; click for information
994 $a C0 $b TEF