Language:
English
繁體中文
Help
回圖書館首頁
手機版館藏查詢
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Generating Hardware Assertion Checke...
~
Zilic, Zeljko.
Linked to FindBook
Google Book
Amazon
博客來
Generating Hardware Assertion Checkers = For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring /
Record Type:
Language materials, printed : Monograph/item
Title/Author:
Generating Hardware Assertion Checkers/ by Marc Boule, Zeljko Zilic.
Reminder of title:
For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring /
Author:
Boule, Marc.
other author:
Zilic, Zeljko.
Published:
Dordrecht :Springer Science + Business Media B.V, : 2008.,
Description:
280 p. :ill., digital ;24 cm.
Contained By:
Springer eBooks
Subject:
Integrated circuits - Verification. -
Online resource:
http://dx.doi.org/10.1007/978-1-4020-8586-4http://dx.doi.org/10.1007/978-1-4020-8586-4
ISBN:
9781402085857 (paper)
Generating Hardware Assertion Checkers = For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring /
Boule, Marc.
Generating Hardware Assertion Checkers
For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring /[electronic resource] :by Marc Boule, Zeljko Zilic. - Dordrecht :Springer Science + Business Media B.V,2008. - 280 p. :ill., digital ;24 cm.
ISBN: 9781402085857 (paper)Subjects--Topical Terms:
827163
Integrated circuits
--Verification.
LC Class. No.: TK7874.75 / .F67 1997
Dewey Class. No.: 621.395
Generating Hardware Assertion Checkers = For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring /
LDR
:00867nam a2200229 a 45
001
767066
003
Springer
005
20080722
006
m d
007
cr nn 008maaau
008
080722s2008 ne j eng d
020
$a
9781402085857 (paper)
020
$a
9781402085864 (electronic bk.)
035
$a
978-1-4020-8585-7
040
$a
NDHU
$c
NDHU
$d
NDHU
050
0 0
$a
TK7874.75
$b
.F67 1997
082
0 0
$a
621.395
$2
21
100
$a
Boule, Marc.
$3
898429
245
1 0
$a
Generating Hardware Assertion Checkers
$h
[electronic resource] :
$b
For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring /
$c
by Marc Boule, Zeljko Zilic.
260
$a
Dordrecht :
$c
2008.
$b
Springer Science + Business Media B.V,
300
$a
280 p. :
$b
ill., digital ;
$c
24 cm.
650
$a
Integrated circuits
$x
Verification.
$3
827163
650
$a
Online data processing.
$3
657289
650
$a
Engineering.
$3
586835
650
$a
Circuits and Systems.
$3
896527
650
$a
Programming Languages, Compilers, Interpreters.
$3
891123
700
$a
Zilic, Zeljko.
$3
830953
710
$a
SpringerLink (Online service)
$3
836513
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-1-4020-8586-4
$z
http://dx.doi.org/10.1007/978-1-4020-8586-4
950
$a
Engineering (Springer-11647; ZDB-2-ENG)
based on 0 review(s)
Location:
ALL
電子資源
Year:
Volume Number:
Items
1 records • Pages 1 •
1
Inventory Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
W9046610
電子資源
11.線上閱覽_V
電子書
EB
一般使用(Normal)
On shelf
0
1 records • Pages 1 •
1
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login