東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Linked to FindBook

Google Book

Amazon

博客來

Understanding logic locking

Record Type:	Electronic resources : Monograph/item
Title/Author:	Understanding logic locking/ by Kimia Zamiri Azar ... [et al.].
other author:	Azar, Kimia Zamiri.
Published:	Cham :Springer International Publishing : : 2024.,
Description:	xvi, 381 p. :ill., digital ;24 cm.
[NT 15003449]:	Basics of VLSI Design -- Basics of VLSI Testing and Debug -- IP Protection in VLSI Design: A Historical View -- Making a Case for Logic Locking -- Fundamentals of Logic Locking -- Infrastructure around Logic Locking -- Impact of Satisfiability Solvers on Logic Locking -- Post-Satisfiability Era: Countermeasures and Threats -- Design-for-Testability and its Impact on Logic Locking -- Emergence of Cutting-edge Technologies on Logic Locking -- Logic Locking in Future IC Supply Chain Environments -- Multilayer Approach to Logic Locking -- A Step-by-Step Guide for Protecting/Locking Your IP -- A Step-by-Step Guide for Security Evaluation of Protected/Locked IP.
Contained By:	Springer Nature eBook
Subject:	Computer security. -
Online resource:	https://doi.org/10.1007/978-3-031-37989-5
ISBN:	9783031379895

Understanding logic locking
Understanding logic locking[electronic resource] /by Kimia Zamiri Azar ... [et al.]. - Cham :Springer International Publishing :2024. - xvi, 381 p. :ill., digital ;24 cm.

Basics of VLSI Design -- Basics of VLSI Testing and Debug -- IP Protection in VLSI Design: A Historical View -- Making a Case for Logic Locking -- Fundamentals of Logic Locking -- Infrastructure around Logic Locking -- Impact of Satisfiability Solvers on Logic Locking -- Post-Satisfiability Era: Countermeasures and Threats -- Design-for-Testability and its Impact on Logic Locking -- Emergence of Cutting-edge Technologies on Logic Locking -- Logic Locking in Future IC Supply Chain Environments -- Multilayer Approach to Logic Locking -- A Step-by-Step Guide for Protecting/Locking Your IP -- A Step-by-Step Guide for Security Evaluation of Protected/Locked IP.

This book demonstrates the breadth and depth of IP protection through logic locking, considering both attacker/adversary and defender/designer perspectives. The authors draw a semi-chronological picture of the evolution of logic locking during the last decade, gathering and describing all the DO's and DON'Ts in this approach. They describe simple-to-follow scenarios and guide readers to navigate/identify threat models and design/evaluation flow for further studies. Readers will gain a comprehensive understanding of all fundamentals of logic locking. Covers modern VLSI design, testability and debug, and hardware security threats at different levels of abstraction; Provides a comprehensive overview of logic locking techniques and their applications to hardware security; Covers logic locking from implementation to evaluation, different assumptions, models and abstraction layers.

ISBN: 9783031379895

Standard No.: 10.1007/978-3-031-37989-5doiSubjects--Topical Terms:

540555
Computer security.

LC Class. No.: QA76.9.A25

Dewey Class. No.: 005.8

Understanding logic locking
LDR:02503nmm a2200325 a 4500 001 2367845
003 DE-He213
005 20230922182454.0
006 m d
007 cr nn 008maaau
008 241127s2024 sz s 0 eng d
020 $a 9783031379895 $q (electronic bk.)
020 $a 9783031379888 $q (paper)
024 7 $a 10.1007/978-3-031-37989-5 $2 doi
035 $a 978-3-031-37989-5
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.A25
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 005.8 $2 23
090 $a QA76.9.A25 $b U55 2024
245 0 0 $a Understanding logic locking $h [electronic resource] / $c by Kimia Zamiri Azar ... [et al.].
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2024.
300 $a xvi, 381 p. : $b ill., digital ; $c 24 cm.
505 0 $a Basics of VLSI Design -- Basics of VLSI Testing and Debug -- IP Protection in VLSI Design: A Historical View -- Making a Case for Logic Locking -- Fundamentals of Logic Locking -- Infrastructure around Logic Locking -- Impact of Satisfiability Solvers on Logic Locking -- Post-Satisfiability Era: Countermeasures and Threats -- Design-for-Testability and its Impact on Logic Locking -- Emergence of Cutting-edge Technologies on Logic Locking -- Logic Locking in Future IC Supply Chain Environments -- Multilayer Approach to Logic Locking -- A Step-by-Step Guide for Protecting/Locking Your IP -- A Step-by-Step Guide for Security Evaluation of Protected/Locked IP.
520 $a This book demonstrates the breadth and depth of IP protection through logic locking, considering both attacker/adversary and defender/designer perspectives. The authors draw a semi-chronological picture of the evolution of logic locking during the last decade, gathering and describing all the DO's and DON'Ts in this approach. They describe simple-to-follow scenarios and guide readers to navigate/identify threat models and design/evaluation flow for further studies. Readers will gain a comprehensive understanding of all fundamentals of logic locking. Covers modern VLSI design, testability and debug, and hardware security threats at different levels of abstraction; Provides a comprehensive overview of logic locking techniques and their applications to hardware security; Covers logic locking from implementation to evaluation, different assumptions, models and abstraction layers.
650 0 $a Computer security. $3 540555
650 1 4 $a Electronics Design and Verification. $3 3592716
650 2 4 $a Embedded Systems. $3 3592715
650 2 4 $a Electronic Circuits and Systems. $3 3538814
700 1 $a Azar, Kimia Zamiri. $3 3711320
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-3-031-37989-5
950 $a Engineering (SpringerNature-11647)