東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

FindBook

Google Book

Amazon

博客來

Energy Efficient Encoding Methods for Chip-To-Chip Communication.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Energy Efficient Encoding Methods for Chip-To-Chip Communication./
作者:	Maragkoudaki, Eleni.
面頁冊數:	1 online resource (159 pages)
附註:	Source: Dissertations Abstracts International, Volume: 84-05, Section: B.
Contained By:	Dissertations Abstracts International84-05B.
標題:	Universal Serial Bus. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=30159521click for full text (PQDT)
ISBN:	9798352996034

Energy Efficient Encoding Methods for Chip-To-Chip Communication.
Maragkoudaki, Eleni.

Energy Efficient Encoding Methods for Chip-To-Chip Communication. - 1 online resource (159 pages)

Source: Dissertations Abstracts International, Volume: 84-05, Section: B.

Thesis (Ph.D.)--The University of Manchester (United Kingdom), 2022.

Includes bibliographical references

As traditional scaling slows down, the number of cores and the amount of memory per system increase to satisfy the performance demand. This drive for more parallelism increases data movement requirements rapidly. However, as technology scales the energy dissipated in data communication scales at a much slower pace compared to computation energy. Therefore, new methods to reduce the energy of data transmission are explored in this thesis.Three different techniques that decrease the dynamic power of interconnects are discussed: low-swing signalling, 3-D and 2.5-D integration technologies that reduce the interconnect length, and signal encoding. An investigation of the energy benefits and limitations of low-swing signalling when applied to interposer technologies is provided, where different interposer materials are considered. Although the potential energy savings are high, low-swing signalling is susceptible to noise or induces high area penalty. Therefore, this thesis focuses on signal encoding, which reduces the bit transitions of the transmitted data to save power.Two encoding schemes are proposed, named Adaptive Word Reordering (AWR) and Serial Tuned Transition Encoding (STTE), for parallel and serial interfaces, respectively. AWR achieves a high decrease in transitions and a novel custom circuit implementation is provided to constrain the overhead in power. The power savings of AWR reach up to 23% for a 1 mm interposer-based interconnect without affecting the communication bandwidth. Alternatively, STTE is designed for source asynchronous serial interfaces, where the receiver recovers the clock from the incoming data. STTE regulates the number of transitions such that the clock can be reliably recovered while the communication energy is lowered. STTE provides at least 25% decrease in energy for a 1 mm interposer-based interconnect compared to scrambling, which is typically used in these interfaces. The ability to maintain clock recovery and, thus, link integrity is evaluated experimentally using both an electrical and an optical link that interconnect two FPGA devices.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2023

Mode of access: World Wide Web

ISBN: 9798352996034Subjects--Topical Terms:

3681177
Universal Serial Bus.
Index Terms--Genre/Form:

542853
Electronic books.

Energy Efficient Encoding Methods for Chip-To-Chip Communication.
LDR:03496nmm a2200385K 4500 001 2353976
005 20230322053953.5
006 m o d
007 cr mn ---uuuuu
008 241011s2022 xx obm 000 0 eng d
020 $a 9798352996034
035 $a (MiAaPQ)AAI30159521
035 $a (MiAaPQ)Manchester_UKedd845a8-198e-42aa-9285-aa8cc2585b51
035 $a AAI30159521
040 $a MiAaPQ $b eng $c MiAaPQ $d NTU
100 1 $a Maragkoudaki, Eleni. $3 3694307
245 1 0 $a Energy Efficient Encoding Methods for Chip-To-Chip Communication.
264 0 $c 2022
300 $a 1 online resource (159 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 84-05, Section: B.
500 $a Advisor: Pavlidis, Vasileios; Moutafis, Christoforos.
502 $a Thesis (Ph.D.)--The University of Manchester (United Kingdom), 2022.
504 $a Includes bibliographical references
520 $a As traditional scaling slows down, the number of cores and the amount of memory per system increase to satisfy the performance demand. This drive for more parallelism increases data movement requirements rapidly. However, as technology scales the energy dissipated in data communication scales at a much slower pace compared to computation energy. Therefore, new methods to reduce the energy of data transmission are explored in this thesis.Three different techniques that decrease the dynamic power of interconnects are discussed: low-swing signalling, 3-D and 2.5-D integration technologies that reduce the interconnect length, and signal encoding. An investigation of the energy benefits and limitations of low-swing signalling when applied to interposer technologies is provided, where different interposer materials are considered. Although the potential energy savings are high, low-swing signalling is susceptible to noise or induces high area penalty. Therefore, this thesis focuses on signal encoding, which reduces the bit transitions of the transmitted data to save power.Two encoding schemes are proposed, named Adaptive Word Reordering (AWR) and Serial Tuned Transition Encoding (STTE), for parallel and serial interfaces, respectively. AWR achieves a high decrease in transitions and a novel custom circuit implementation is provided to constrain the overhead in power. The power savings of AWR reach up to 23% for a 1 mm interposer-based interconnect without affecting the communication bandwidth. Alternatively, STTE is designed for source asynchronous serial interfaces, where the receiver recovers the clock from the incoming data. STTE regulates the number of transitions such that the clock can be reliably recovered while the communication energy is lowered. STTE provides at least 25% decrease in energy for a 1 mm interposer-based interconnect compared to scrambling, which is typically used in these interfaces. The ability to maintain clock recovery and, thus, link integrity is evaluated experimentally using both an electrical and an optical link that interconnect two FPGA devices.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2023
538 $a Mode of access: World Wide Web
650 4 $a Universal Serial Bus. $3 3681177
650 4 $a Integrated circuits. $3 584067
650 4 $a Random access memory. $3 623617
650 4 $a Semiconductors. $3 516162
650 4 $a Communication. $3 524709
650 4 $a Bandwidths. $3 3560998
650 4 $a Computer aided design--CAD. $3 3561162
650 4 $a Energy efficiency. $3 3555643
650 4 $a Communications technology. $3 3564746
650 4 $a Transmitters. $3 3680766
650 4 $a Electrostatic discharges. $3 3683914
650 4 $a Data transmission. $2 nasat $3 856064
650 4 $a Field programmable gate arrays. $3 666370
650 4 $a Computer engineering. $3 621879
650 4 $a Computer science. $3 523869
650 4 $a Design. $3 518875
650 4 $a Electrical engineering. $3 649834
650 4 $a Information technology. $3 532993
655 7 $a Electronic books. $2 lcsh $3 542853
690 $a 0459
690 $a 0464
690 $a 0984
690 $a 0389
690 $a 0544
690 $a 0489
710 2 $a ProQuest Information and Learning Co. $3 783688
710 2 $a The University of Manchester (United Kingdom). $3 3422292
773 0 $t Dissertations Abstracts International $g 84-05B.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=30159521 $z click for full text (PQDT)