東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

FindBook

Google Book

Amazon

博客來

Modeling, Mapping and Programming on an FPGA Emulated In-Memory Computing Architecture.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Modeling, Mapping and Programming on an FPGA Emulated In-Memory Computing Architecture./
作者:	Dervay, Andrew.
出版者:	Ann Arbor : ProQuest Dissertations & Theses, : 2021,
面頁冊數:	54 p.
附註:	Source: Masters Abstracts International, Volume: 83-02.
Contained By:	Masters Abstracts International83-02.
標題:	Computer engineering. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=28498335
ISBN:	9798534669480

Modeling, Mapping and Programming on an FPGA Emulated In-Memory Computing Architecture.
Dervay, Andrew.

Modeling, Mapping and Programming on an FPGA Emulated In-Memory Computing Architecture. - Ann Arbor : ProQuest Dissertations & Theses, 2021 - 54 p.

Source: Masters Abstracts International, Volume: 83-02.

Thesis (M.S.)--State University of New York at Binghamton, 2021.

This item must not be sold to any third party vendors.

With Moore's Law waning and IC manufacturers struggling on the promise to reliably shrink transistor sizes, new processor architectures are required to continue making performance gains. One area of focus is the so-called von Neumann bottleneck which is characterized by processor performance vastly outpacing memory performance. As a result, processors incur relatively large performance penalties and dissipate extra power when accessing cache memory. Researchers have attempted to mitigate this problem by proposing in-memory and near-memory computation architectures. By using auxiliary circuitry to process chunks of data before moving it into processor registers, designers hope to squeeze more performance out of von Neumann architectures.Since custom IC design is expensive and time consuming, this work outlines a modeling framework for behavioral simulation and synthesizable FPGA emulation of the basic in-memory compute logic functionality using commercial off the shelf hardware. The In-Memory Compute Emulator is a synthesizable design targeting the MAX 10 FPGA that can run standalone programs using a custom ISA. The IMC Emu is then programmed with two modified implementations of AES-128 to compare bit-serial and bit-parallel processing. The bit-serial program is able to calculate composite field SBOX faster than bit-parallel while the bit-parallel program excels over the serial at word based computations.

ISBN: 9798534669480Subjects--Topical Terms:

621879
Computer engineering.
Subjects--Index Terms:

The Rijndael Cipher

Modeling, Mapping and Programming on an FPGA Emulated In-Memory Computing Architecture.
LDR:02673nmm a2200397 4500 001 2349083
005 20220920135734.5
008 241004s2021 ||||||||||||||||| ||eng d
020 $a 9798534669480
035 $a (MiAaPQ)AAI28498335
035 $a AAI28498335
040 $a MiAaPQ $c MiAaPQ
100 1 $a Dervay, Andrew. $3 3688478
245 1 0 $a Modeling, Mapping and Programming on an FPGA Emulated In-Memory Computing Architecture.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2021
300 $a 54 p.
500 $a Source: Masters Abstracts International, Volume: 83-02.
500 $a Advisor: Zhao, Wenfeng.
502 $a Thesis (M.S.)--State University of New York at Binghamton, 2021.
506 $a This item must not be sold to any third party vendors.
520 $a With Moore's Law waning and IC manufacturers struggling on the promise to reliably shrink transistor sizes, new processor architectures are required to continue making performance gains. One area of focus is the so-called von Neumann bottleneck which is characterized by processor performance vastly outpacing memory performance. As a result, processors incur relatively large performance penalties and dissipate extra power when accessing cache memory. Researchers have attempted to mitigate this problem by proposing in-memory and near-memory computation architectures. By using auxiliary circuitry to process chunks of data before moving it into processor registers, designers hope to squeeze more performance out of von Neumann architectures.Since custom IC design is expensive and time consuming, this work outlines a modeling framework for behavioral simulation and synthesizable FPGA emulation of the basic in-memory compute logic functionality using commercial off the shelf hardware. The In-Memory Compute Emulator is a synthesizable design targeting the MAX 10 FPGA that can run standalone programs using a custom ISA. The IMC Emu is then programmed with two modified implementations of AES-128 to compare bit-serial and bit-parallel processing. The bit-serial program is able to calculate composite field SBOX faster than bit-parallel while the bit-parallel program excels over the serial at word based computations.
590 $a School code: 0792.
650 4 $a Computer engineering. $3 621879
650 4 $a Electrical engineering. $3 649834
650 4 $a Simulation. $3 644748
650 4 $a Behavior. $3 532476
650 4 $a Random access memory. $3 623617
650 4 $a Logic. $3 529544
650 4 $a Circuits. $3 3555093
650 4 $a Design. $3 518875
650 4 $a Arrays. $3 3681398
650 4 $a Algorithms. $3 536374
650 4 $a Transistors. $3 713271
650 4 $a Field programmable gate arrays. $3 666370
650 4 $a Designers. $3 589292
653 $a The Rijndael Cipher
653 $a Field-programmable gate arrays
653 $a In-memory computing
653 $a Modeling
653 $a Near-memory computing
653 $a Static random access memory
690 $a 0464
690 $a 0544
690 $a 0395
690 $a 0389
710 2 $a State University of New York at Binghamton. $b Electrical and Computer Engineering. $3 3174435
773 0 $t Masters Abstracts International $g 83-02.
790 $a 0792
791 $a M.S.
792 $a 2021
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=28498335