東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Built-in fault-tolerant computing pa...

Li, Xiaowei.

FindBook

Google Book

Amazon

博客來

Built-in fault-tolerant computing paradigm for resilient large-scale chip design = a self-test, self-diagnosis, and self-repair-based approach /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Built-in fault-tolerant computing paradigm for resilient large-scale chip design/ by Xiaowei Li, Guihai Yan, Cheng Liu.
其他題名:	a self-test, self-diagnosis, and self-repair-based approach /
作者:	Li, Xiaowei.
其他作者:	Yan, Guihai.
出版者:	Singapore :Springer Nature Singapore : : 2023.,
面頁冊數:	xviii, 304 p. :ill., digital ;24 cm.
內容註:	Chapter 1: Introduction -- Chapter 2: Fault-tolerant general circuits with 3S -- Chapter 3: Fault-tolerant general purposed processors with 3S -- Chapter 4: Fault-tolerant network-on-chip with 3S -- Chapter 5: Fault-tolerant deep learning processors with 3S -- Chapter 6: Conclusion.
Contained By:	Springer Nature eBook
標題:	Integrated circuits - Large scale integration -
電子資源:	https://doi.org/10.1007/978-981-19-8551-5
ISBN:	9789811985515

Built-in fault-tolerant computing paradigm for resilient large-scale chip design = a self-test, self-diagnosis, and self-repair-based approach /
Li, Xiaowei.

Built-in fault-tolerant computing paradigm for resilient large-scale chip designa self-test, self-diagnosis, and self-repair-based approach /[electronic resource] :by Xiaowei Li, Guihai Yan, Cheng Liu. - Singapore :Springer Nature Singapore :2023. - xviii, 304 p. :ill., digital ;24 cm.

Chapter 1: Introduction -- Chapter 2: Fault-tolerant general circuits with 3S -- Chapter 3: Fault-tolerant general purposed processors with 3S -- Chapter 4: Fault-tolerant network-on-chip with 3S -- Chapter 5: Fault-tolerant deep learning processors with 3S -- Chapter 6: Conclusion.

With the end of Dennard scaling and Moore's law, IC chips, especially large-scale ones, now face more reliability challenges, and reliability has become one of the mainstay merits of VLSI designs. In this context, this book presents a built-in on-chip fault-tolerant computing paradigm that seeks to combine fault detection, fault diagnosis, and error recovery in large-scale VLSI design in a unified manner so as to minimize resource overhead and performance penalties. Following this computing paradigm, we propose a holistic solution based on three key components: self-test, self-diagnosis and self-repair, or "3S" for short. We then explore the use of 3S for general IC designs, general-purpose processors, network-on-chip (NoC) and deep learning accelerators, and present prototypes to demonstrate how 3S responds to in-field silicon degradation and recovery under various runtime faults caused by aging, process variations, or radical particles. Moreover, we demonstrate that 3S not only offers a powerful backbone for various on-chip fault-tolerant designs and implementations, but also has farther-reaching implications such as maintaining graceful performance degradation, mitigating the impact of verification blind spots, and improving chip yield. This book is the outcome of extensive fault-tolerant computing research pursued at the State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences over the past decade. The proposed built-in on-chip fault-tolerant computing paradigm has been verified in a broad range of scenarios, from small processors in satellite computers to large processors in HPCs. Hopefully, it will provide an alternative yet effective solution to the growing reliability challenges for large-scale VLSI designs.

ISBN: 9789811985515

Standard No.: 10.1007/978-981-19-8551-5doiSubjects--Topical Terms:

3628151
Integrated circuits
--Large scale integration

LC Class. No.: TK7874

Dewey Class. No.: 621.395

Built-in fault-tolerant computing paradigm for resilient large-scale chip design = a self-test, self-diagnosis, and self-repair-based approach /
LDR:03137nmm a2200325 a 4500 001 2315643
003 DE-He213
005 20230301072212.0
006 m d
007 cr nn 008maaau
008 230902s2023 si s 0 eng d
020 $a 9789811985515 $q (electronic bk.)
020 $a 9789811985508 $q (paper)
024 7 $a 10.1007/978-981-19-8551-5 $2 doi
035 $a 978-981-19-8551-5
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7874
072 7 $a UK $2 bicssc
072 7 $a COM067000 $2 bisacsh
072 7 $a UK $2 thema
082 0 4 $a 621.395 $2 23
090 $a TK7874 $b .L693 2023
100 1 $a Li, Xiaowei. $3 3628149
245 1 0 $a Built-in fault-tolerant computing paradigm for resilient large-scale chip design $h [electronic resource] : $b a self-test, self-diagnosis, and self-repair-based approach / $c by Xiaowei Li, Guihai Yan, Cheng Liu.
260 $a Singapore : $b Springer Nature Singapore : $b Imprint: Springer, $c 2023.
300 $a xviii, 304 p. : $b ill., digital ; $c 24 cm.
505 0 $a Chapter 1: Introduction -- Chapter 2: Fault-tolerant general circuits with 3S -- Chapter 3: Fault-tolerant general purposed processors with 3S -- Chapter 4: Fault-tolerant network-on-chip with 3S -- Chapter 5: Fault-tolerant deep learning processors with 3S -- Chapter 6: Conclusion.
520 $a With the end of Dennard scaling and Moore's law, IC chips, especially large-scale ones, now face more reliability challenges, and reliability has become one of the mainstay merits of VLSI designs. In this context, this book presents a built-in on-chip fault-tolerant computing paradigm that seeks to combine fault detection, fault diagnosis, and error recovery in large-scale VLSI design in a unified manner so as to minimize resource overhead and performance penalties. Following this computing paradigm, we propose a holistic solution based on three key components: self-test, self-diagnosis and self-repair, or "3S" for short. We then explore the use of 3S for general IC designs, general-purpose processors, network-on-chip (NoC) and deep learning accelerators, and present prototypes to demonstrate how 3S responds to in-field silicon degradation and recovery under various runtime faults caused by aging, process variations, or radical particles. Moreover, we demonstrate that 3S not only offers a powerful backbone for various on-chip fault-tolerant designs and implementations, but also has farther-reaching implications such as maintaining graceful performance degradation, mitigating the impact of verification blind spots, and improving chip yield. This book is the outcome of extensive fault-tolerant computing research pursued at the State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences over the past decade. The proposed built-in on-chip fault-tolerant computing paradigm has been verified in a broad range of scenarios, from small processors in satellite computers to large processors in HPCs. Hopefully, it will provide an alternative yet effective solution to the growing reliability challenges for large-scale VLSI designs.
650 0 $a Integrated circuits $x Large scale integration $x Design. $3 3628151
650 0 $a Fault-tolerant computing. $3 649213
650 1 4 $a Hardware Performance and Reliability. $3 3538539
650 2 4 $a Computer Hardware. $3 892776
650 2 4 $a Processor Architectures. $3 892680
700 1 $a Yan, Guihai. $3 3628150
700 1 $a Liu, Cheng. $3 3168442
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-981-19-8551-5
950 $a Computer Science (SpringerNature-11645)