東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

A Highly Modular Router Microarchite...

Wu, Wo-Tak.

FindBook

Google Book

Amazon

博客來

A Highly Modular Router Microarchitecture for Networks-on-Chip.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	A Highly Modular Router Microarchitecture for Networks-on-Chip./
作者:	Wu, Wo-Tak.
出版者:	Ann Arbor : ProQuest Dissertations & Theses, : 2019,
面頁冊數:	118 p.
附註:	Source: Dissertations Abstracts International, Volume: 80-07, Section: B.
Contained By:	Dissertations Abstracts International80-07B.
標題:	Computer Engineering. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10844621
ISBN:	9780438769090

A Highly Modular Router Microarchitecture for Networks-on-Chip.
Wu, Wo-Tak.

A Highly Modular Router Microarchitecture for Networks-on-Chip. - Ann Arbor : ProQuest Dissertations & Theses, 2019 - 118 p.

Source: Dissertations Abstracts International, Volume: 80-07, Section: B.

Thesis (Ph.D.)--The University of Arizona, 2019.

This item must not be sold to any third party vendors.

Advances in semiconductor process technology in the past several decades have brought about an abundance of transistors that can be fabricated on a single silicon die. Microprocessor designers have been integrating more and more processing cores on-chip by taking advantage of such abundance. Network-on-Chip (NoC) has become a popular choice for connecting a large number of processing cores in chip multiprocessor designs. NoC provides many advantages over the traditional bus-based approach in terms of bandwidth, scalability, latency, etc. The central part of an NoC is the router. In a conventional NoC design, most of the router area is occupied by the buffers and the crossbar switch. Not surprisingly, these two components also consume the majority of the router's power. Most of NoC research has been based on the conventional router microarchitecture in the areas of routing algorithm, resource allocation/arbitration, buffer design, etc. There has not been much work done on drastic router microarchitecture redesign. In this dissertation, a novel router microarchitecture design is proposed, which we call Omega, that treats the router itself as a small network of a ring topology. Omega is highly modular and much simpler than the conventional design. It does not use a large crossbar switch as in the conventional design; packet switching is done with simple muxes. Furthermore, the network packet latency is greatly reduced. Simulation and circuit synthesis show that the Omega microarchitecture can reduce latency, area and power by 53%, 34% and 27%, respectively, compared to the conventional design. The Omega microarchitecture design also provides opportunities to implement features that do not exist or are difficult to be realized in the conventional design. To demonstrate this, we implement a new feature on the Omega router to merge packets together in the buffer. The merged packets traverse the network together as long as their routes to destinations do not diverge. This greatly improves the buffer and link utilization. As a result, the effective network capacity can be substantially increased. This dissertation presents one of the first efforts on the new microarchitecture for router considering packet merging. Additional characterizations can be done to better understand its potentials for various applications, and perhaps its shortcomings, in future work to push performance even further.

ISBN: 9780438769090Subjects--Topical Terms:

1567821
Computer Engineering.

A Highly Modular Router Microarchitecture for Networks-on-Chip.
LDR:03494nmm a2200325 4500 001 2263301
005 20200316071940.5
008 220629s2019 ||||||||||||||||| ||eng d
020 $a 9780438769090
035 $a (MiAaPQ)AAI10844621
035 $a (MiAaPQ)arizona:16488
035 $a AAI10844621
040 $a MiAaPQ $c MiAaPQ
100 1 $a Wu, Wo-Tak. $3 3540387
245 1 0 $a A Highly Modular Router Microarchitecture for Networks-on-Chip.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2019
300 $a 118 p.
500 $a Source: Dissertations Abstracts International, Volume: 80-07, Section: B.
500 $a Publisher info.: Dissertation/Thesis.
500 $a Advisor: Roveda, Janet.
502 $a Thesis (Ph.D.)--The University of Arizona, 2019.
506 $a This item must not be sold to any third party vendors.
520 $a Advances in semiconductor process technology in the past several decades have brought about an abundance of transistors that can be fabricated on a single silicon die. Microprocessor designers have been integrating more and more processing cores on-chip by taking advantage of such abundance. Network-on-Chip (NoC) has become a popular choice for connecting a large number of processing cores in chip multiprocessor designs. NoC provides many advantages over the traditional bus-based approach in terms of bandwidth, scalability, latency, etc. The central part of an NoC is the router. In a conventional NoC design, most of the router area is occupied by the buffers and the crossbar switch. Not surprisingly, these two components also consume the majority of the router's power. Most of NoC research has been based on the conventional router microarchitecture in the areas of routing algorithm, resource allocation/arbitration, buffer design, etc. There has not been much work done on drastic router microarchitecture redesign. In this dissertation, a novel router microarchitecture design is proposed, which we call Omega, that treats the router itself as a small network of a ring topology. Omega is highly modular and much simpler than the conventional design. It does not use a large crossbar switch as in the conventional design; packet switching is done with simple muxes. Furthermore, the network packet latency is greatly reduced. Simulation and circuit synthesis show that the Omega microarchitecture can reduce latency, area and power by 53%, 34% and 27%, respectively, compared to the conventional design. The Omega microarchitecture design also provides opportunities to implement features that do not exist or are difficult to be realized in the conventional design. To demonstrate this, we implement a new feature on the Omega router to merge packets together in the buffer. The merged packets traverse the network together as long as their routes to destinations do not diverge. This greatly improves the buffer and link utilization. As a result, the effective network capacity can be substantially increased. This dissertation presents one of the first efforts on the new microarchitecture for router considering packet merging. Additional characterizations can be done to better understand its potentials for various applications, and perhaps its shortcomings, in future work to push performance even further.
590 $a School code: 0009.
650 4 $a Computer Engineering. $3 1567821
650 4 $a Electrical engineering. $3 649834
690 $a 0464
690 $a 0544
710 2 $a The University of Arizona. $b Electrical & Computer Engineering. $3 1018545
773 0 $t Dissertations Abstracts International $g 80-07B.
790 $a 0009
791 $a Ph.D.
792 $a 2019
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10844621