Language:
English
繁體中文
Help
回圖書館首頁
手機版館藏查詢
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Analog IC placement generation via n...
~
Gusmao, Antonio.
Linked to FindBook
Google Book
Amazon
博客來
Analog IC placement generation via neural networks from unlabeled data
Record Type:
Electronic resources : Monograph/item
Title/Author:
Analog IC placement generation via neural networks from unlabeled data/ by Antonio Gusmao ... [et al.].
other author:
Gusmao, Antonio.
Published:
Cham :Springer International Publishing : : 2020.,
Description:
xiii, 87 p. :ill., digital ;24 cm.
[NT 15003449]:
Introduction -- Related Work: Machine Learning and Electronic Design Automation -- Unlabeled Data and Artificial Neural Networks -- Placement Loss: Placement Constraints Description and Satisfiability Evaluation -- Experimental Results in Industrial Case Studies -- Conclusions.
Contained By:
Springer Nature eBook
Subject:
Integrated circuits. -
Online resource:
https://doi.org/10.1007/978-3-030-50061-0
ISBN:
9783030500610
Analog IC placement generation via neural networks from unlabeled data
Analog IC placement generation via neural networks from unlabeled data
[electronic resource] /by Antonio Gusmao ... [et al.]. - Cham :Springer International Publishing :2020. - xiii, 87 p. :ill., digital ;24 cm. - SpringerBriefs in applied sciences and technology,2191-530X. - SpringerBriefs in applied sciences and technology..
Introduction -- Related Work: Machine Learning and Electronic Design Automation -- Unlabeled Data and Artificial Neural Networks -- Placement Loss: Placement Constraints Description and Satisfiability Evaluation -- Experimental Results in Industrial Case Studies -- Conclusions.
In this book, innovative research using artificial neural networks (ANNs) is conducted to automate the placement task in analog integrated circuit layout design, by creating a generalized model that can generate valid layouts at push-button speed. Further, it exploits ANNs' generalization and push-button speed prediction (once fully trained) capabilities, and details the optimal description of the input/output data relation. The description developed here is chiefly reflected in two of the system's characteristics: the shape of the input data and the minimized loss function. In order to address the latter, abstract and segmented descriptions of both the input data and the objective behavior are developed, which allow the model to identify, in newer scenarios, sub-blocks which can be found in the input data. This approach yields device-level descriptions of the input topology that, for each device, focus on describing its relation to every other device in the topology. By means of these descriptions, an unfamiliar overall topology can be broken down into devices that are subject to the same constraints as a device in one of the training topologies. In the experimental results chapter, the trained ANNs are used to produce a variety of valid placement solutions even beyond the scope of the training/validation sets, demonstrating the model's effectiveness in terms of identifying common components between newer topologies and reutilizing the acquired knowledge. Lastly, the methodology used can readily adapt to the given problem's context (high label production cost), resulting in an efficient, inexpensive and fast model.
ISBN: 9783030500610
Standard No.: 10.1007/978-3-030-50061-0doiSubjects--Topical Terms:
584067
Integrated circuits.
LC Class. No.: TK7874
Dewey Class. No.: 621.3815
Analog IC placement generation via neural networks from unlabeled data
LDR
:02992nmm a2200337 a 4500
001
2257870
003
DE-He213
005
20200703095136.0
006
m d
007
cr nn 008maaau
008
220420s2020 sz s 0 eng d
020
$a
9783030500610
$q
(electronic bk.)
020
$a
9783030500603
$q
(paper)
024
7
$a
10.1007/978-3-030-50061-0
$2
doi
035
$a
978-3-030-50061-0
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
TK7874
072
7
$a
UYQM
$2
bicssc
072
7
$a
COM004000
$2
bisacsh
072
7
$a
UYQM
$2
thema
082
0 4
$a
621.3815
$2
23
090
$a
TK7874
$b
.A532 2020
245
0 0
$a
Analog IC placement generation via neural networks from unlabeled data
$h
[electronic resource] /
$c
by Antonio Gusmao ... [et al.].
260
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2020.
300
$a
xiii, 87 p. :
$b
ill., digital ;
$c
24 cm.
490
1
$a
SpringerBriefs in applied sciences and technology,
$x
2191-530X
505
0
$a
Introduction -- Related Work: Machine Learning and Electronic Design Automation -- Unlabeled Data and Artificial Neural Networks -- Placement Loss: Placement Constraints Description and Satisfiability Evaluation -- Experimental Results in Industrial Case Studies -- Conclusions.
520
$a
In this book, innovative research using artificial neural networks (ANNs) is conducted to automate the placement task in analog integrated circuit layout design, by creating a generalized model that can generate valid layouts at push-button speed. Further, it exploits ANNs' generalization and push-button speed prediction (once fully trained) capabilities, and details the optimal description of the input/output data relation. The description developed here is chiefly reflected in two of the system's characteristics: the shape of the input data and the minimized loss function. In order to address the latter, abstract and segmented descriptions of both the input data and the objective behavior are developed, which allow the model to identify, in newer scenarios, sub-blocks which can be found in the input data. This approach yields device-level descriptions of the input topology that, for each device, focus on describing its relation to every other device in the topology. By means of these descriptions, an unfamiliar overall topology can be broken down into devices that are subject to the same constraints as a device in one of the training topologies. In the experimental results chapter, the trained ANNs are used to produce a variety of valid placement solutions even beyond the scope of the training/validation sets, demonstrating the model's effectiveness in terms of identifying common components between newer topologies and reutilizing the acquired knowledge. Lastly, the methodology used can readily adapt to the given problem's context (high label production cost), resulting in an efficient, inexpensive and fast model.
650
0
$a
Integrated circuits.
$3
584067
650
0
$a
Integrated circuits
$x
Design and construction.
$3
658490
650
0
$a
Neural networks (Computer science)
$3
532070
650
1 4
$a
Machine Learning.
$3
3382522
700
1
$a
Gusmao, Antonio.
$3
3529427
710
2
$a
SpringerLink (Online service)
$3
836513
773
0
$t
Springer Nature eBook
830
0
$a
SpringerBriefs in applied sciences and technology.
$3
1565541
856
4 0
$u
https://doi.org/10.1007/978-3-030-50061-0
950
$a
Computer Science (SpringerNature-11645)
based on 0 review(s)
Location:
ALL
電子資源
Year:
Volume Number:
Items
1 records • Pages 1 •
1
Inventory Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
W9413498
電子資源
11.線上閱覽_V
電子書
EB TK7874
一般使用(Normal)
On shelf
0
1 records • Pages 1 •
1
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login