東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

A pipelined multi-core machine with ...

Lutsyk, Petro.

Linked to FindBook

Google Book

Amazon

博客來

A pipelined multi-core machine with operating system support = hardware implementation and correctness proof /

Record Type:	Electronic resources : Monograph/item
Title/Author:	A pipelined multi-core machine with operating system support/ by Petro Lutsyk, Jonas Oberhauser, Wolfgang J. Paul.
Reminder of title:	hardware implementation and correctness proof /
Author:	Lutsyk, Petro.
other author:	Oberhauser, Jonas.
Published:	Cham :Springer International Publishing : : 2020.,
Description:	xv, 628 p. :ill., digital ;24 cm.
[NT 15003449]:	Introductory material -- on hierarchical hardware design -- hardware library -- basic processor design -- pipelining -- cache memory systems -- interrupt mechanism -- self modification, instruction buffer and nondeterministic ISA -- memory management units -- store buffers -- multi-core processors -- advanced programmable interrupt controllers (APICs) -- adding a disk -- I/O apic.
Contained By:	Springer eBooks
Subject:	Multiprogramming (Electronic computers) -
Online resource:	https://doi.org/10.1007/978-3-030-43243-0
ISBN:	9783030432430

A pipelined multi-core machine with operating system support = hardware implementation and correctness proof /
Lutsyk, Petro.

A pipelined multi-core machine with operating system supporthardware implementation and correctness proof /[electronic resource] :by Petro Lutsyk, Jonas Oberhauser, Wolfgang J. Paul. - Cham :Springer International Publishing :2020. - xv, 628 p. :ill., digital ;24 cm. - Lecture notes in computer science,99990302-9743 ;. - Lecture notes in computer science ;9999..

Introductory material -- on hierarchical hardware design -- hardware library -- basic processor design -- pipelining -- cache memory systems -- interrupt mechanism -- self modification, instruction buffer and nondeterministic ISA -- memory management units -- store buffers -- multi-core processors -- advanced programmable interrupt controllers (APICs) -- adding a disk -- I/O apic.

ISBN: 9783030432430

Standard No.: 10.1007/978-3-030-43243-0doiSubjects--Topical Terms:

3524329
Multiprogramming (Electronic computers)

LC Class. No.: QA76.6 / .L887 2020

Dewey Class. No.: 005.434

A pipelined multi-core machine with operating system support = hardware implementation and correctness proof /
LDR:01547nmm a2200337 a 4500 001 2255019
003 DE-He213
005 20200529151533.0
006 m d
007 cr nn 008maaau
008 220419s2020 sz s 0 eng d
020 $a 9783030432430 $q (electronic bk.)
020 $a 9783030432423 $q (paper)
024 7 $a 10.1007/978-3-030-43243-0 $2 doi
035 $a 978-3-030-43243-0
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.6 $b .L887 2020
072 7 $a UM $2 bicssc
072 7 $a COM051000 $2 bisacsh
072 7 $a UM $2 thema
082 0 4 $a 005.434 $2 23
090 $a QA76.6 $b .L974 2020
100 1 $a Lutsyk, Petro. $3 3524326
245 1 2 $a A pipelined multi-core machine with operating system support $h [electronic resource] : $b hardware implementation and correctness proof / $c by Petro Lutsyk, Jonas Oberhauser, Wolfgang J. Paul.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2020.
300 $a xv, 628 p. : $b ill., digital ; $c 24 cm.
490 1 $a Lecture notes in computer science, $x 0302-9743 ; $v 9999
490 1 $a Theoretical computer science and general issues
505 0 $a Introductory material -- on hierarchical hardware design -- hardware library -- basic processor design -- pipelining -- cache memory systems -- interrupt mechanism -- self modification, instruction buffer and nondeterministic ISA -- memory management units -- store buffers -- multi-core processors -- advanced programmable interrupt controllers (APICs) -- adding a disk -- I/O apic.
650 0 $a Multiprogramming (Electronic computers) $3 3524329
650 0 $a Multiprocessors. $3 653389
650 0 $a Computers, Pipeline. $3 3524330
650 1 4 $a Programming Techniques. $3 892496
650 2 4 $a Computer Systems Organization and Communication Networks. $3 891212
650 2 4 $a Control Structures and Microprogramming. $3 895886
650 2 4 $a Input/Output and Data Communications. $3 893593
650 2 4 $a Logic in AI. $3 3386372
650 2 4 $a Theory of Computation. $3 892514
700 1 $a Oberhauser, Jonas. $3 3524327
700 1 $a Paul, Wolfgang J. $3 2111591
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
830 0 $a Lecture notes in computer science ; $v 9999. $3 3524328
830 0 $a Theoretical computer science and general issues. $3 3382501
856 4 0 $u https://doi.org/10.1007/978-3-030-43243-0
950 $a Computer Science (Springer-11645)