東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Dual mode logic = a new paradigm for...

Levi, Itamar.

FindBook

Google Book

Amazon

博客來

Dual mode logic = a new paradigm for digital IC design /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Dual mode logic/ by Itamar Levi, Alexander Fish.
其他題名:	a new paradigm for digital IC design /
作者:	Levi, Itamar.
其他作者:	Fish, Alexander.
出版者:	Cham :Springer International Publishing : : 2021.,
面頁冊數:	xiv, 185 p. :ill., digital ;24 cm.
內容註:	Chapter 1. Introduction -- Chapter 2. Introduction to Dual Mode Logic (DML) -- Chapter 3. Optimization of DML Gates -- Chapter 4. Low Voltage DML -- Chapter 5. DML Energy-Delay Tradeoffs and Optimization -- Chapter 6. DML Control -- Chapter 7. Towards a DML Library Characterization and Design with Standard Flow -- Chapter 8. Towards a DML Optimized Synthesis -- Chapter 9. Dual Mode Logic in FD-SOI Technology. Chapter 10. Conclusion.
Contained By:	Springer Nature eBook
標題:	Integrated circuits - Design and construction. -
電子資源:	https://doi.org/10.1007/978-3-030-40786-5
ISBN:	9783030407865

Dual mode logic = a new paradigm for digital IC design /
Levi, Itamar.

Dual mode logica new paradigm for digital IC design /[electronic resource] :by Itamar Levi, Alexander Fish. - Cham :Springer International Publishing :2021. - xiv, 185 p. :ill., digital ;24 cm.

Chapter 1. Introduction -- Chapter 2. Introduction to Dual Mode Logic (DML) -- Chapter 3. Optimization of DML Gates -- Chapter 4. Low Voltage DML -- Chapter 5. DML Energy-Delay Tradeoffs and Optimization -- Chapter 6. DML Control -- Chapter 7. Towards a DML Library Characterization and Design with Standard Flow -- Chapter 8. Towards a DML Optimized Synthesis -- Chapter 9. Dual Mode Logic in FD-SOI Technology. Chapter 10. Conclusion.

This book presents Dual Mode Logic (DML), a new design paradigm for digital integrated circuits. DML logic gates can operate in two modes, each optimized for a different metric. Its on-the-fly switching between these operational modes at the gate, block and system levels provide maximal E-D optimization flexibility. Each highly detailed chapter has multiple illustrations showing how the DML paradigm seamlessly implements digital circuits that dissipate less energy while simultaneously improving performance and reducing area without a significant compromise in reliability. All the facets of the DML methodology are covered, starting from basic concepts, through single gate optimization, general module optimization, design trade-offs and new ways DML can be integrated into standard design flows using standard EDA tools. DML logic is compatible with numerous applications but is particularly advantageous for ultra-low power, reliable high performance systems, and advanced scaled technologies Written in language accessible to students and design engineers, each topic is oriented toward immediate application by all those interested in an alternative to CMOS logic. Describes a novel, promising alternative to conventional CMOS logic, known as Dual Mode Logic (DML), with which a single gate can be operated selectively in two modes, each optimized for a different metric (e.g., energy consumption, performance, size); Demonstrates several techniques at the architectural level, which can result in high energy savings and improved system performance; Focuses on the tradeoffs between power, area and speed including optimizations at the transistor and gate level, including alternatives to DML basic cells; Illustrates DML efficiency for a variety of VLSI applications.

ISBN: 9783030407865

Standard No.: 10.1007/978-3-030-40786-5doiSubjects--Topical Terms:

658490
Integrated circuits
--Design and construction.

LC Class. No.: TK7874

Dewey Class. No.: 621.3815

Dual mode logic = a new paradigm for digital IC design /
LDR:03189nmm a2200325 a 4500 001 2236869
003 DE-He213
005 20201215101758.0
006 m d
007 cr nn 008maaau
008 211111s2021 sz s 0 eng d
020 $a 9783030407865 $q (electronic bk.)
020 $a 9783030407858 $q (paper)
024 7 $a 10.1007/978-3-030-40786-5 $2 doi
035 $a 978-3-030-40786-5
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7874
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
090 $a TK7874 $b .L664 2021
100 1 $a Levi, Itamar. $3 3488599
245 1 0 $a Dual mode logic $h [electronic resource] : $b a new paradigm for digital IC design / $c by Itamar Levi, Alexander Fish.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2021.
300 $a xiv, 185 p. : $b ill., digital ; $c 24 cm.
505 0 $a Chapter 1. Introduction -- Chapter 2. Introduction to Dual Mode Logic (DML) -- Chapter 3. Optimization of DML Gates -- Chapter 4. Low Voltage DML -- Chapter 5. DML Energy-Delay Tradeoffs and Optimization -- Chapter 6. DML Control -- Chapter 7. Towards a DML Library Characterization and Design with Standard Flow -- Chapter 8. Towards a DML Optimized Synthesis -- Chapter 9. Dual Mode Logic in FD-SOI Technology. Chapter 10. Conclusion.
520 $a This book presents Dual Mode Logic (DML), a new design paradigm for digital integrated circuits. DML logic gates can operate in two modes, each optimized for a different metric. Its on-the-fly switching between these operational modes at the gate, block and system levels provide maximal E-D optimization flexibility. Each highly detailed chapter has multiple illustrations showing how the DML paradigm seamlessly implements digital circuits that dissipate less energy while simultaneously improving performance and reducing area without a significant compromise in reliability. All the facets of the DML methodology are covered, starting from basic concepts, through single gate optimization, general module optimization, design trade-offs and new ways DML can be integrated into standard design flows using standard EDA tools. DML logic is compatible with numerous applications but is particularly advantageous for ultra-low power, reliable high performance systems, and advanced scaled technologies Written in language accessible to students and design engineers, each topic is oriented toward immediate application by all those interested in an alternative to CMOS logic. Describes a novel, promising alternative to conventional CMOS logic, known as Dual Mode Logic (DML), with which a single gate can be operated selectively in two modes, each optimized for a different metric (e.g., energy consumption, performance, size); Demonstrates several techniques at the architectural level, which can result in high energy savings and improved system performance; Focuses on the tradeoffs between power, area and speed including optimizations at the transistor and gate level, including alternatives to DML basic cells; Illustrates DML efficiency for a variety of VLSI applications.
650 0 $a Integrated circuits $x Design and construction. $3 658490
650 0 $a Logic circuits. $3 527270
650 1 4 $a Circuits and Systems. $3 896527
650 2 4 $a Logic Design. $3 892735
650 2 4 $a Processor Architectures. $3 892680
700 1 $a Fish, Alexander. $3 3488600
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-3-030-40786-5
950 $a Engineering (SpringerNature-11647)