東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Design and test strategies for 2D/3D...

Manna, Kanchan.

FindBook

Google Book

Amazon

博客來

Design and test strategies for 2D/3D integration for NoC-based multicore architectures

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Design and test strategies for 2D/3D integration for NoC-based multicore architectures/ by Kanchan Manna, Jimson Mathew.
作者:	Manna, Kanchan.
其他作者:	Mathew, Jimson.
出版者:	Cham :Springer international Publishing : : 2020.,
面頁冊數:	xii, 162 p. :ill., digital ;24 cm.
內容註:	introduction to Network-on-Chip Designs and Tests -- iterative Mapping with Through Silicon Via (TSV) placement for 3D-NoC-based multicore systems -- A constructive Heuristic for integrated mapping and TSV Placement for 3D-NoC-based multicore systems -- Discrete Particle Swarm Optimization for integrated mapping and TSV Placement for 3D-NoC-based multicore systems -- Temperature-aware application mapping strategy for 2D-NoC-based multicore systems -- Temperature-aware design strategy for 3D-NoC-based multicore systems -- Temperature-aware test strategy for 2D as well as 3D-NoC-based multicore systems.
Contained By:	Springer eBooks
標題:	Networks on a chip - Design. -
電子資源:	https://doi.org/10.1007/978-3-030-31310-4
ISBN:	9783030313104

Design and test strategies for 2D/3D integration for NoC-based multicore architectures
Manna, Kanchan.

Design and test strategies for 2D/3D integration for NoC-based multicore architectures[electronic resource] /by Kanchan Manna, Jimson Mathew. - Cham :Springer international Publishing :2020. - xii, 162 p. :ill., digital ;24 cm.

introduction to Network-on-Chip Designs and Tests -- iterative Mapping with Through Silicon Via (TSV) placement for 3D-NoC-based multicore systems -- A constructive Heuristic for integrated mapping and TSV Placement for 3D-NoC-based multicore systems -- Discrete Particle Swarm Optimization for integrated mapping and TSV Placement for 3D-NoC-based multicore systems -- Temperature-aware application mapping strategy for 2D-NoC-based multicore systems -- Temperature-aware design strategy for 3D-NoC-based multicore systems -- Temperature-aware test strategy for 2D as well as 3D-NoC-based multicore systems.

This book covers various aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems. it gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling for NoC-based multicores. The authors describe the use of the integer Line Programming (iLP) technique for smaller benchmarks and a Particle Swarm Optimization (PSO) to get a near optimal mapping and test schedule for bigger benchmarks. The PSO-based approach is also augmented with several innovative techniques to get the best possible solution. The tradeoff between performance (communication or test time) of the system and thermal-safety is also discussed, based on designer specifications. Provides a single-source reference to design and test for circuit and system-level approaches to (NoC) based multicore systems; Gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling in (NoC) based multicore systems; Organizes chapters systematically and hierarchically, rather than in an ad hoc manner, covering aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems.

ISBN: 9783030313104

Standard No.: 10.1007/978-3-030-31310-4doiSubjects--Topical Terms:

2054658
Networks on a chip
--Design.

LC Class. No.: TK5105.546 / .M366 2020

Dewey Class. No.: 621.381531

Design and test strategies for 2D/3D integration for NoC-based multicore architectures
LDR:02832nmm a2200325 a 4500 001 2215168
003 DE-He213
005 20200518144818.0
006 m d
007 cr nn 008maaau
008 201119s2020 sz s 0 eng d
020 $a 9783030313104 $q (electronic bk.)
020 $a 9783030313098 $q (paper)
024 7 $a 10.1007/978-3-030-31310-4 $2 doi
035 $a 978-3-030-31310-4
040 $a GP $c GP
041 0 $a eng
050 4 $a TK5105.546 $b .M366 2020
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.381531 $2 23
090 $a TK5105.546 $b .M282 2020
100 1 $a Manna, Kanchan. $3 3446362
245 1 0 $a Design and test strategies for 2D/3D integration for NoC-based multicore architectures $h [electronic resource] / $c by Kanchan Manna, Jimson Mathew.
260 $a Cham : $b Springer international Publishing : $b imprint: Springer, $c 2020.
300 $a xii, 162 p. : $b ill., digital ; $c 24 cm.
505 0 $a introduction to Network-on-Chip Designs and Tests -- iterative Mapping with Through Silicon Via (TSV) placement for 3D-NoC-based multicore systems -- A constructive Heuristic for integrated mapping and TSV Placement for 3D-NoC-based multicore systems -- Discrete Particle Swarm Optimization for integrated mapping and TSV Placement for 3D-NoC-based multicore systems -- Temperature-aware application mapping strategy for 2D-NoC-based multicore systems -- Temperature-aware design strategy for 3D-NoC-based multicore systems -- Temperature-aware test strategy for 2D as well as 3D-NoC-based multicore systems.
520 $a This book covers various aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems. it gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling for NoC-based multicores. The authors describe the use of the integer Line Programming (iLP) technique for smaller benchmarks and a Particle Swarm Optimization (PSO) to get a near optimal mapping and test schedule for bigger benchmarks. The PSO-based approach is also augmented with several innovative techniques to get the best possible solution. The tradeoff between performance (communication or test time) of the system and thermal-safety is also discussed, based on designer specifications. Provides a single-source reference to design and test for circuit and system-level approaches to (NoC) based multicore systems; Gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling in (NoC) based multicore systems; Organizes chapters systematically and hierarchically, rather than in an ad hoc manner, covering aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems.
650 0 $a Networks on a chip $x Design. $3 2054658
650 0 $a Networks on a chip $x Testing. $3 1361704
650 1 4 $a Circuits and Systems. $3 896527
650 2 4 $a Processor Architectures. $3 892680
650 2 4 $a Electronics and Microelectronics, instrumentation. $3 3446277
700 1 $a Mathew, Jimson. $3 1619757
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
856 4 0 $u https://doi.org/10.1007/978-3-030-31310-4
950 $a Engineering (Springer-11647)