東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Logic synthesis and SOC prototyping ...

Taraate, Vaibbhav.

Linked to FindBook

Google Book

Amazon

博客來

Logic synthesis and SOC prototyping = RTL design using VHDL /

Record Type:	Electronic resources : Monograph/item
Title/Author:	Logic synthesis and SOC prototyping/ by Vaibbhav Taraate.
Reminder of title:	RTL design using VHDL /
Author:	Taraate, Vaibbhav.
Published:	Singapore :Springer Singapore : : 2020.,
Description:	xix, 251 p. :ill., digital ;24 cm.
[NT 15003449]:	introduction -- ASiC Design and SOC prototype -- Design using VHDL & Guidelines -- Design using VHDL & Guidelines -- Design and Verification Strategies -- VHDL Design and RTL Tweaks -- ASiC Synthesis and Design Constraints -- Design optimization -- Design optimization -- FPGA for SOC Prototype -- Prototype using Single and Multiple FPGA.
Contained By:	Springer eBooks
Subject:	Systems on a chip. -
Online resource:	https://doi.org/10.1007/978-981-15-1314-5
ISBN:	9789811513145

Logic synthesis and SOC prototyping = RTL design using VHDL /
Taraate, Vaibbhav.

Logic synthesis and SOC prototypingRTL design using VHDL /[electronic resource] :by Vaibbhav Taraate. - Singapore :Springer Singapore :2020. - xix, 251 p. :ill., digital ;24 cm.

introduction -- ASiC Design and SOC prototype -- Design using VHDL & Guidelines -- Design using VHDL & Guidelines -- Design and Verification Strategies -- VHDL Design and RTL Tweaks -- ASiC Synthesis and Design Constraints -- Design optimization -- Design optimization -- FPGA for SOC Prototype -- Prototype using Single and Multiple FPGA.

This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. it covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASiC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.

ISBN: 9789811513145

Standard No.: 10.1007/978-981-15-1314-5doiSubjects--Topical Terms:

729732
Systems on a chip.

LC Class. No.: TK7895.E42 / T373 2020

Dewey Class. No.: 621.3815

Logic synthesis and SOC prototyping = RTL design using VHDL /
LDR:01974nmm a2200325 a 4500 001 2215148
003 DE-He213
005 20200518114746.0
006 m d
007 cr nn 008maaau
008 201119s2020 si s 0 eng d
020 $a 9789811513145 $q (electronic bk.)
020 $a 9789811513138 $q (paper)
024 7 $a 10.1007/978-981-15-1314-5 $2 doi
035 $a 978-981-15-1314-5
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7895.E42 $b T373 2020
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
090 $a TK7895.E42 $b T176 2020
100 1 $a Taraate, Vaibbhav. $3 2195158
245 1 0 $a Logic synthesis and SOC prototyping $h [electronic resource] : $b RTL design using VHDL / $c by Vaibbhav Taraate.
260 $a Singapore : $b Springer Singapore : $b imprint: Springer, $c 2020.
300 $a xix, 251 p. : $b ill., digital ; $c 24 cm.
505 0 $a introduction -- ASiC Design and SOC prototype -- Design using VHDL & Guidelines -- Design using VHDL & Guidelines -- Design and Verification Strategies -- VHDL Design and RTL Tweaks -- ASiC Synthesis and Design Constraints -- Design optimization -- Design optimization -- FPGA for SOC Prototype -- Prototype using Single and Multiple FPGA.
520 $a This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. it covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASiC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.
650 0 $a Systems on a chip. $3 729732
650 0 $a VHDL (Computer hardware description language) $3 649206
650 1 4 $a Circuits and Systems. $3 896527
650 2 4 $a Control Structures and Microprogramming. $3 895886
650 2 4 $a Logic Design. $3 892735
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
856 4 0 $u https://doi.org/10.1007/978-981-15-1314-5
950 $a Engineering (Springer-11647)