東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

System Verilog assertions and functi...

Mehta, Ashok B.

Linked to FindBook

Google Book

Amazon

博客來

System Verilog assertions and functional coverage = guide to language, methodology and applications /

Record Type:	Electronic resources : Monograph/item
Title/Author:	System Verilog assertions and functional coverage/ by Ashok B. Mehta.
Reminder of title:	guide to language, methodology and applications /
Author:	Mehta, Ashok B.
Published:	Cham :Springer International Publishing : : 2020.,
Description:	xxxix, 507 p. :ill. (some col.), digital ;24 cm.
[NT 15003449]:	Introduction -- System Verilog Assertions -- Immediate Assertions -- Concurrent Assertions - Basics (sequence, property, assert) -- Sampled Value Functions $rose, $fell -- Operators -- System Functions and Tasks -- Multiple clocks -- Local Variables -- Recursive property -- Detecting and using endpoint of a sequence -- 'expect' -- 'assume' and formal (static functional) verification -- Other important topics -- Asynchronous Assertions !!! -- IEEE-1800-2009 Features -- SystemVerilog Assertions LABs -- System Verilog Assertions - LAB Answers -- Functional Coverage -- Performance Implications of coverage methodology -- Coverage Options.
Contained By:	Springer eBooks
Subject:	Verilog (Computer hardware description language) -
Online resource:	https://doi.org/10.1007/978-3-030-24737-9
ISBN:	9783030247379

System Verilog assertions and functional coverage = guide to language, methodology and applications /
Mehta, Ashok B.

System Verilog assertions and functional coverageguide to language, methodology and applications /[electronic resource] :by Ashok B. Mehta. - Third edition. - Cham :Springer International Publishing :2020. - xxxix, 507 p. :ill. (some col.), digital ;24 cm.

Introduction -- System Verilog Assertions -- Immediate Assertions -- Concurrent Assertions - Basics (sequence, property, assert) -- Sampled Value Functions $rose, $fell -- Operators -- System Functions and Tasks -- Multiple clocks -- Local Variables -- Recursive property -- Detecting and using endpoint of a sequence -- 'expect' -- 'assume' and formal (static functional) verification -- Other important topics -- Asynchronous Assertions !!! -- IEEE-1800-2009 Features -- SystemVerilog Assertions LABs -- System Verilog Assertions - LAB Answers -- Functional Coverage -- Performance Implications of coverage methodology -- Coverage Options.

ISBN: 9783030247379

Standard No.: 10.1007/978-3-030-24737-9doiSubjects--Topical Terms:

709274
Verilog (Computer hardware description language)

LC Class. No.: TK7885.7 / .M44 2020

Dewey Class. No.: 621.392

System Verilog assertions and functional coverage = guide to language, methodology and applications /
LDR:01676nmm a2200325 a 4500 001 2214212
003 DE-He213
005 20200302155232.0
006 m d
007 cr nn 008maaau
008 201118s2020 sz s 0 eng d
020 $a 9783030247379 $q (electronic bk.)
020 $a 9783030247362 $q (paper)
024 7 $a 10.1007/978-3-030-24737-9 $2 doi
035 $a 978-3-030-24737-9
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7885.7 $b .M44 2020
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.392 $2 23
090 $a TK7885.7 $b .M498 2020
100 1 $a Mehta, Ashok B. $3 2054674
245 1 0 $a System Verilog assertions and functional coverage $h [electronic resource] : $b guide to language, methodology and applications / $c by Ashok B. Mehta.
250 $a Third edition.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2020.
300 $a xxxix, 507 p. : $b ill. (some col.), digital ; $c 24 cm.
505 0 $a Introduction -- System Verilog Assertions -- Immediate Assertions -- Concurrent Assertions - Basics (sequence, property, assert) -- Sampled Value Functions $rose, $fell -- Operators -- System Functions and Tasks -- Multiple clocks -- Local Variables -- Recursive property -- Detecting and using endpoint of a sequence -- 'expect' -- 'assume' and formal (static functional) verification -- Other important topics -- Asynchronous Assertions !!! -- IEEE-1800-2009 Features -- SystemVerilog Assertions LABs -- System Verilog Assertions - LAB Answers -- Functional Coverage -- Performance Implications of coverage methodology -- Coverage Options.
650 0 $a Verilog (Computer hardware description language) $3 709274
650 0 $a Electronic digital computers $x Design and construction. $3 552726
650 0 $a Integrated circuits $x Verification. $3 827163
650 1 4 $a Circuits and Systems. $3 896527
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 893838
650 2 4 $a Processor Architectures. $3 892680
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
856 4 0 $u https://doi.org/10.1007/978-3-030-24737-9
950 $a Engineering (Springer-11647)