東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Enabling Design of Low-volume High-p...

Isgenc, Mehmet Meric.

FindBook

Google Book

Amazon

博客來

Enabling Design of Low-volume High-performance ICs.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Enabling Design of Low-volume High-performance ICs./
作者:	Isgenc, Mehmet Meric.
出版者:	Ann Arbor : ProQuest Dissertations & Theses, : 2019,
面頁冊數:	84 p.
附註:	Source: Dissertations Abstracts International, Volume: 80-12, Section: B.
Contained By:	Dissertations Abstracts International80-12B.
標題:	Computer Engineering. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=13881823
ISBN:	9781392178621

Enabling Design of Low-volume High-performance ICs.
Isgenc, Mehmet Meric.

Enabling Design of Low-volume High-performance ICs. - Ann Arbor : ProQuest Dissertations & Theses, 2019 - 84 p.

Source: Dissertations Abstracts International, Volume: 80-12, Section: B.

Thesis (Ph.D.)--Carnegie Mellon University, 2019.

This item must not be sold to any third party vendors.

Integrated circuits (ICs) are ubiquitous, ranging from consumer electronics to custom hardware. While scaling of CMOS feature sizes has enabled faster and smaller ICs, manufacturing smaller transistors and wires has become more challenging, particularly with the sub-wavelength lithography era. In response, foundries, to ensure the manufacturability of ICs at advanced CMOS nodes, have increased the number of design rules. The resultant difficulty in achieving design closure threatens the ability to create custom ICs within required timeframes. As a result, the use of advanced CMOS nodes has become unfavorable particularly for low-volume ICs wherein the design cost is higher than the fabrication cost. To this end, this dissertation explores opportunities to extend the use of advanced CMOS nodes for low-volume ICs by trading some amount of chip area for a reduction in design complexity, but without significantly affecting the performance and power consumption of ICs. To pursue this objective, we propose finding more optimal logic cell heights and wire pitches by selecting values more relaxed than the technology-allowed minimums.To evaluate the impact of this optimization, we designed multiple digital ICs in a commercial 14/16 nm FinFET process. The silicon measurements indicate that relaxing the wiring pitches can reduce power consumption through coupling capacitance reduction. Moreover, taller logic cells that pose a minimal area increase penalty still perform comparably to shorter logic cells while eliminating routing problems. Lastly, using a layout pattern enumerator developed in-house, cell height increase is shown to mitigate manufacturing risks via layout simplification and re-use. These results suggest that logic cell height and wire pitch optimizations provide an excellent foundation for enabling low-volume customers to fabricate ICs in advanced CMOS nodes.

ISBN: 9781392178621Subjects--Topical Terms:

1567821
Computer Engineering.

Enabling Design of Low-volume High-performance ICs.
LDR:02937nmm a2200325 4500 001 2210818
005 20191121124316.5
008 201008s2019 ||||||||||||||||| ||eng d
020 $a 9781392178621
035 $a (MiAaPQ)AAI13881823
035 $a (MiAaPQ)cmu:10395
035 $a AAI13881823
040 $a MiAaPQ $c MiAaPQ
100 1 $a Isgenc, Mehmet Meric. $3 3437960
245 1 0 $a Enabling Design of Low-volume High-performance ICs.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2019
300 $a 84 p.
500 $a Source: Dissertations Abstracts International, Volume: 80-12, Section: B.
500 $a Publisher info.: Dissertation/Thesis.
500 $a Advisor: Pileggi, Larry.
502 $a Thesis (Ph.D.)--Carnegie Mellon University, 2019.
506 $a This item must not be sold to any third party vendors.
520 $a Integrated circuits (ICs) are ubiquitous, ranging from consumer electronics to custom hardware. While scaling of CMOS feature sizes has enabled faster and smaller ICs, manufacturing smaller transistors and wires has become more challenging, particularly with the sub-wavelength lithography era. In response, foundries, to ensure the manufacturability of ICs at advanced CMOS nodes, have increased the number of design rules. The resultant difficulty in achieving design closure threatens the ability to create custom ICs within required timeframes. As a result, the use of advanced CMOS nodes has become unfavorable particularly for low-volume ICs wherein the design cost is higher than the fabrication cost. To this end, this dissertation explores opportunities to extend the use of advanced CMOS nodes for low-volume ICs by trading some amount of chip area for a reduction in design complexity, but without significantly affecting the performance and power consumption of ICs. To pursue this objective, we propose finding more optimal logic cell heights and wire pitches by selecting values more relaxed than the technology-allowed minimums.To evaluate the impact of this optimization, we designed multiple digital ICs in a commercial 14/16 nm FinFET process. The silicon measurements indicate that relaxing the wiring pitches can reduce power consumption through coupling capacitance reduction. Moreover, taller logic cells that pose a minimal area increase penalty still perform comparably to shorter logic cells while eliminating routing problems. Lastly, using a layout pattern enumerator developed in-house, cell height increase is shown to mitigate manufacturing risks via layout simplification and re-use. These results suggest that logic cell height and wire pitch optimizations provide an excellent foundation for enabling low-volume customers to fabricate ICs in advanced CMOS nodes.
590 $a School code: 0041.
650 4 $a Computer Engineering. $3 1567821
650 4 $a Electrical engineering. $3 649834
690 $a 0464
690 $a 0544
710 2 $a Carnegie Mellon University. $b Electrical and Computer Engineering. $3 2094139
773 0 $t Dissertations Abstracts International $g 80-12B.
790 $a 0041
791 $a Ph.D.
792 $a 2019
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=13881823