東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

A Polymorphic Computing Architecture...

Hentrich, David.

FindBook

Google Book

Amazon

博客來

A Polymorphic Computing Architecture Based on a Dataflow Processor Core.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	A Polymorphic Computing Architecture Based on a Dataflow Processor Core./
作者:	Hentrich, David.
出版者:	Ann Arbor : ProQuest Dissertations & Theses, : 2018,
面頁冊數:	1687 p.
附註:	Source: Dissertations Abstracts International, Volume: 80-01, Section: B.
Contained By:	Dissertations Abstracts International80-01B.
標題:	Computer Engineering. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10749612
ISBN:	9780438124349

A Polymorphic Computing Architecture Based on a Dataflow Processor Core.
Hentrich, David.

A Polymorphic Computing Architecture Based on a Dataflow Processor Core. - Ann Arbor : ProQuest Dissertations & Theses, 2018 - 1687 p.

Source: Dissertations Abstracts International, Volume: 80-01, Section: B.

Thesis (Ph.D.)--Illinois Institute of Technology, 2018.

This item is not available from ProQuest Dissertations & Theses.

Overall, this work provides an introduction to the subject of polymorphic computing, provides a new innovative polymorphic computer architecture, and studies the architecture's performance with various test programs. The most important innovation of this work is the creation of an instruction set and computer architecture that allows individual instructions in an algorithm to be migrated in a fine-grained manner throughout a fabric of processors without the need for the algorithm to be aware of the underlying computer architecture. Essentially, the algorithms are independent of the underlying processing fabric and can be arbitrarily "draped" over the underlying processor fabric. Logically, this allows the computer architecture of the system to be modified under an algorithm. The intent of this is to create a system where the underlying computer architecture can be modified to improve the performance of an algorithm during runtime. The specific categories of contributions of this work are: 1. A definition of polymorphic computing, 2. A history of reconfigurable computing (the roots of polymorphic computing), 3. A description of relevant computer architecture concepts, 4. Case-studies of current polymorphic computing systems, 5. A new dataflow processor with performance monitoring features at the instruction and microarchitecture levels, 6. A new dataflow instruction set that contributes several advances to the field of dataflow instruction set design, 7. A polymorphic computing architecture based on the dataflow processor that allows programs to be migrated ("draped") across underlying cores in a fine- grained manner (i.e. on an instruction-by-instruction basis), 8. A description of how to write programs for the dataflow processor, 9. A number of programs written in the new instruction set for the dataflow processor/ polymorphic computing architecture, 10. A performance evaluation of the ideal performance of the above programs in a single dataflow core, 11. A performance evaluation of a subset of the above programs in several polymorphic compute fabrics that were fine-grained placed ("draped") using a genetic search algorithm, 12. An iterative, deterministic algorithm for placing ("draping") functions in several polymoprhic compute fabrics in a fine-grained manner based on runtime monitoring, 13. A performance evaluation of a subset of the above programs that were placed ("draped") in several polymorphic compute fabrics using the deterministic instruction placement algorithm, and 14. A comparison of the results between the genetic search instruction placement evaluation and the deterministic algorithm instruction placement evaluation.

ISBN: 9780438124349Subjects--Topical Terms:

1567821
Computer Engineering.

A Polymorphic Computing Architecture Based on a Dataflow Processor Core.
LDR:03949nmm a2200361 4500 001 2208070
005 20190929184211.5
008 201008s2018 ||||||||||||||||| ||eng d
020 $a 9780438124349
035 $a (MiAaPQ)AAI10749612
035 $a (MiAaPQ)iit:10732
035 $a AAI10749612
040 $a MiAaPQ $c MiAaPQ
100 1 $a Hentrich, David. $3 3435082
245 1 0 $a A Polymorphic Computing Architecture Based on a Dataflow Processor Core.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2018
300 $a 1687 p.
500 $a Source: Dissertations Abstracts International, Volume: 80-01, Section: B.
500 $a Publisher info.: Dissertation/Thesis.
500 $a Advisor: Oruklu, Erdal;Saniie, Jafar.
502 $a Thesis (Ph.D.)--Illinois Institute of Technology, 2018.
506 $a This item is not available from ProQuest Dissertations & Theses.
506 $a This item must not be added to any third party search indexes.
506 $a This item must not be sold to any third party vendors.
520 $a Overall, this work provides an introduction to the subject of polymorphic computing, provides a new innovative polymorphic computer architecture, and studies the architecture's performance with various test programs. The most important innovation of this work is the creation of an instruction set and computer architecture that allows individual instructions in an algorithm to be migrated in a fine-grained manner throughout a fabric of processors without the need for the algorithm to be aware of the underlying computer architecture. Essentially, the algorithms are independent of the underlying processing fabric and can be arbitrarily "draped" over the underlying processor fabric. Logically, this allows the computer architecture of the system to be modified under an algorithm. The intent of this is to create a system where the underlying computer architecture can be modified to improve the performance of an algorithm during runtime. The specific categories of contributions of this work are: 1. A definition of polymorphic computing, 2. A history of reconfigurable computing (the roots of polymorphic computing), 3. A description of relevant computer architecture concepts, 4. Case-studies of current polymorphic computing systems, 5. A new dataflow processor with performance monitoring features at the instruction and microarchitecture levels, 6. A new dataflow instruction set that contributes several advances to the field of dataflow instruction set design, 7. A polymorphic computing architecture based on the dataflow processor that allows programs to be migrated ("draped") across underlying cores in a fine- grained manner (i.e. on an instruction-by-instruction basis), 8. A description of how to write programs for the dataflow processor, 9. A number of programs written in the new instruction set for the dataflow processor/ polymorphic computing architecture, 10. A performance evaluation of the ideal performance of the above programs in a single dataflow core, 11. A performance evaluation of a subset of the above programs in several polymorphic compute fabrics that were fine-grained placed ("draped") using a genetic search algorithm, 12. An iterative, deterministic algorithm for placing ("draping") functions in several polymoprhic compute fabrics in a fine-grained manner based on runtime monitoring, 13. A performance evaluation of a subset of the above programs that were placed ("draped") in several polymorphic compute fabrics using the deterministic instruction placement algorithm, and 14. A comparison of the results between the genetic search instruction placement evaluation and the deterministic algorithm instruction placement evaluation.
590 $a School code: 0091.
650 4 $a Computer Engineering. $3 1567821
650 4 $a Electrical engineering. $3 649834
650 4 $a Computer science. $3 523869
690 $a 0464
690 $a 0544
690 $a 0984
710 2 $a Illinois Institute of Technology. $b Electrical and Computer Engineering. $3 2094779
773 0 $t Dissertations Abstracts International $g 80-01B.
790 $a 0091
791 $a Ph.D.
792 $a 2018
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10749612