東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Design, implementation and analysis ...

Habib, Bilal.

FindBook

Google Book

Amazon

博客來

Design, implementation and analysis of efficient FPGA based physical unclonable functions.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Design, implementation and analysis of efficient FPGA based physical unclonable functions./
作者:	Habib, Bilal.
出版者:	Ann Arbor : ProQuest Dissertations & Theses, : 2016,
面頁冊數:	194 p.
附註:	Source: Dissertations Abstracts International, Volume: 78-09, Section: B.
Contained By:	Dissertations Abstracts International78-09B.
標題:	Computer Engineering. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10191779
ISBN:	9781369527476

Design, implementation and analysis of efficient FPGA based physical unclonable functions.
Habib, Bilal.

Design, implementation and analysis of efficient FPGA based physical unclonable functions. - Ann Arbor : ProQuest Dissertations & Theses, 2016 - 194 p.

Source: Dissertations Abstracts International, Volume: 78-09, Section: B.

Thesis (Ph.D.)--George Mason University, 2016.

This item must not be sold to any third party vendors.

With the advent of Internet of Things (IoTs), secure communication between devices is a big challenge. Billions of new devices and sensors are going to be connected to internet. To ensure secure communication with the devices we need hardware primitives that are well suited to the requirements of IoTs. Recent research has led to an increased interest in security measures, especially in solutions that are physically unique and unclonable. Physical Unclonable Function (PUF) has been found to be a strong candidate for this purpose. Since PUF extracts the inherent manufacturing variations of a hardware chip, therefore it can be used as a finger print of devices. Eventually these finger prints can be used to authenticate devices and also to generate secure keys for cryptographic functions. This thesis describes the development of efficient and reliable PUF for FPGAs. Novel PUFs have been designed for this purpose. Furthermore, it also covers the generation and analysis of PUF responses in a more coherent and systematic method. For the generation of PUF responses different bit-generation schemes have been used and their results have been compared with each other. This novel study was done to determine the best scheme among the most popular schemes developed so far by different researchers. Software scripts were developed for all the schemes. Similarly, for the analysis, new metrics have been presented for the evaluation of PUF responses. Additionally, software scripts have been developed for analysis of PUF responses. These scripts can be applied to any type of PUF. Design, development, implementation and testing of two major types of PUF have been carried out. One is a memory based PUF: SR-Latch based design. The second is a delay based PUF: Ring oscillator based design. Both designs have been thoroughly tested on FPGA devices. Performance metrics of both designs have been presented and compared to the state of the art PUFs. Experiments were carried out on different FPGA technologies. It was done to prove the applicability and portability of our designs. One of the major requirements of PUF intended for IoT applications is that the device area must be efficiently utilized. The current state of the art PUFs are expensive for low area implementation. Therefore, in this work a highly efficient PUF has been developed and tested for FPGAs. Additionally, the PUF is very reliable for use at different environmental conditions. It makes it further attractive because the device can be used in broad range of temperature and voltage variations. To regenerate the same PUF response under different conditions we used the error correction scheme. We also presented different schemes that are suitable from the security point of view. Lastly we presented a prototype of an efficient SR-Latch based PUF design, with two times improvement in area over the state of the art, thus making it very attractive for low-area designs. This PUF is able to reliably generate a 128-bit cryptographic key.

ISBN: 9781369527476Subjects--Topical Terms:

1567821
Computer Engineering.

Design, implementation and analysis of efficient FPGA based physical unclonable functions.
LDR:04117nmm a2200325 4500 001 2206784
005 20190906083213.5
008 201008s2016 ||||||||||||||||| ||eng d
020 $a 9781369527476
035 $a (MiAaPQ)AAI10191779
035 $a (MiAaPQ)gmu:11261
035 $a AAI10191779
040 $a MiAaPQ $c MiAaPQ
100 1 $a Habib, Bilal. $3 3433702
245 1 0 $a Design, implementation and analysis of efficient FPGA based physical unclonable functions.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2016
300 $a 194 p.
500 $a Source: Dissertations Abstracts International, Volume: 78-09, Section: B.
500 $a Publisher info.: Dissertation/Thesis.
500 $a Gaj, Kris;Kaps, Jens-Peter.
502 $a Thesis (Ph.D.)--George Mason University, 2016.
506 $a This item must not be sold to any third party vendors.
520 $a With the advent of Internet of Things (IoTs), secure communication between devices is a big challenge. Billions of new devices and sensors are going to be connected to internet. To ensure secure communication with the devices we need hardware primitives that are well suited to the requirements of IoTs. Recent research has led to an increased interest in security measures, especially in solutions that are physically unique and unclonable. Physical Unclonable Function (PUF) has been found to be a strong candidate for this purpose. Since PUF extracts the inherent manufacturing variations of a hardware chip, therefore it can be used as a finger print of devices. Eventually these finger prints can be used to authenticate devices and also to generate secure keys for cryptographic functions. This thesis describes the development of efficient and reliable PUF for FPGAs. Novel PUFs have been designed for this purpose. Furthermore, it also covers the generation and analysis of PUF responses in a more coherent and systematic method. For the generation of PUF responses different bit-generation schemes have been used and their results have been compared with each other. This novel study was done to determine the best scheme among the most popular schemes developed so far by different researchers. Software scripts were developed for all the schemes. Similarly, for the analysis, new metrics have been presented for the evaluation of PUF responses. Additionally, software scripts have been developed for analysis of PUF responses. These scripts can be applied to any type of PUF. Design, development, implementation and testing of two major types of PUF have been carried out. One is a memory based PUF: SR-Latch based design. The second is a delay based PUF: Ring oscillator based design. Both designs have been thoroughly tested on FPGA devices. Performance metrics of both designs have been presented and compared to the state of the art PUFs. Experiments were carried out on different FPGA technologies. It was done to prove the applicability and portability of our designs. One of the major requirements of PUF intended for IoT applications is that the device area must be efficiently utilized. The current state of the art PUFs are expensive for low area implementation. Therefore, in this work a highly efficient PUF has been developed and tested for FPGAs. Additionally, the PUF is very reliable for use at different environmental conditions. It makes it further attractive because the device can be used in broad range of temperature and voltage variations. To regenerate the same PUF response under different conditions we used the error correction scheme. We also presented different schemes that are suitable from the security point of view. Lastly we presented a prototype of an efficient SR-Latch based PUF design, with two times improvement in area over the state of the art, thus making it very attractive for low-area designs. This PUF is able to reliably generate a 128-bit cryptographic key.
590 $a School code: 0883.
650 4 $a Computer Engineering. $3 1567821
650 4 $a Electrical engineering. $3 649834
690 $a 0464
690 $a 0544
710 2 $a George Mason University. $b Electrical and Computer Engineering. $3 3193956
773 0 $t Dissertations Abstracts International $g 78-09B.
790 $a 0883
791 $a Ph.D.
792 $a 2016
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10191779