東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Harnessing performance variability i...

Fornaciari, William.

FindBook

Google Book

Amazon

博客來

Harnessing performance variability in embedded and high-performance many/multi-core platforms = a cross-layer approach /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Harnessing performance variability in embedded and high-performance many/multi-core platforms/ edited by William Fornaciari, Dimitrios Soudris.
其他題名:	a cross-layer approach /
其他作者:	Fornaciari, William.
出版者:	Cham :Springer International Publishing : : 2019.,
面頁冊數:	x, 325 p. :ill., digital ;24 cm.
內容註:	Introduction -- Multi-Many core Systems -- Reliability Issues -- HARPA Multi-layer METHODOLOGY: HARPA OS + HARPA RTE -- Reliability and mitigation strategies in HARPA: Modeling -- Reliability and mitigation strategies in HARPA: Mitigation -- Knobs/Monitors -- Event-based Thermal Control -- Power aware design of On-chip communication -- OS -Based Management -- Sensing application -- FLOREON application -- Landslide application -- Conclusions.
Contained By:	Springer eBooks
標題:	High performance processors. -
電子資源:	https://doi.org/10.1007/978-3-319-91962-1
ISBN:	9783319919621

Harnessing performance variability in embedded and high-performance many/multi-core platforms = a cross-layer approach /
Harnessing performance variability in embedded and high-performance many/multi-core platformsa cross-layer approach /[electronic resource] :edited by William Fornaciari, Dimitrios Soudris. - Cham :Springer International Publishing :2019. - x, 325 p. :ill., digital ;24 cm.

Introduction -- Multi-Many core Systems -- Reliability Issues -- HARPA Multi-layer METHODOLOGY: HARPA OS + HARPA RTE -- Reliability and mitigation strategies in HARPA: Modeling -- Reliability and mitigation strategies in HARPA: Mitigation -- Knobs/Monitors -- Event-based Thermal Control -- Power aware design of On-chip communication -- OS -Based Management -- Sensing application -- FLOREON application -- Landslide application -- Conclusions.

This book describes the state-of-the art of industrial and academic research in the architectural design of heterogeneous, multi/many-core processors. The authors describe methods and tools to enable next-generation embedded and high-performance heterogeneous processors to confront cost-effectively the inevitable variations by providing Dependable-Performance: correct functionality and timing guarantees throughout the expected lifetime of a platform under thermal, power, and energy constraints. Various aspects of the reliability problem are discussed, at both the circuit and architecture level, the intelligent selection of knobs and monitors in multicore platforms, and systematic design methodologies. The authors demonstrate how new techniques have been applied in real case studies from different applications domain and report on results and conclusions of those experiments. Enables readers to develop performance-dependable heterogeneous multi/many-core architectures Describes system software designs that support high performance dependability requirements Discusses and analyzes low level methodologies to tradeoff conflicting metrics, i.e. power, performance, reliability and thermal management Includes new application design guidelines to improve performance dependability.

ISBN: 9783319919621

Standard No.: 10.1007/978-3-319-91962-1doiSubjects--Topical Terms:

1569786
High performance processors.

LC Class. No.: QA76.88 / .H376 2019

Dewey Class. No.: 004.11

Harnessing performance variability in embedded and high-performance many/multi-core platforms = a cross-layer approach /
LDR:02790nmm a2200325 a 4500 001 2177577
003 DE-He213
005 20190530161324.0
006 m d
007 cr nn 008maaau
008 191122s2019 gw s 0 eng d
020 $a 9783319919621 $q (electronic bk.)
020 $a 9783319919614 $q (paper)
024 7 $a 10.1007/978-3-319-91962-1 $2 doi
035 $a 978-3-319-91962-1
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.88 $b .H376 2019
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 004.11 $2 23
090 $a QA76.88 $b .H289 2019
245 0 0 $a Harnessing performance variability in embedded and high-performance many/multi-core platforms $h [electronic resource] : $b a cross-layer approach / $c edited by William Fornaciari, Dimitrios Soudris.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2019.
300 $a x, 325 p. : $b ill., digital ; $c 24 cm.
505 0 $a Introduction -- Multi-Many core Systems -- Reliability Issues -- HARPA Multi-layer METHODOLOGY: HARPA OS + HARPA RTE -- Reliability and mitigation strategies in HARPA: Modeling -- Reliability and mitigation strategies in HARPA: Mitigation -- Knobs/Monitors -- Event-based Thermal Control -- Power aware design of On-chip communication -- OS -Based Management -- Sensing application -- FLOREON application -- Landslide application -- Conclusions.
520 $a This book describes the state-of-the art of industrial and academic research in the architectural design of heterogeneous, multi/many-core processors. The authors describe methods and tools to enable next-generation embedded and high-performance heterogeneous processors to confront cost-effectively the inevitable variations by providing Dependable-Performance: correct functionality and timing guarantees throughout the expected lifetime of a platform under thermal, power, and energy constraints. Various aspects of the reliability problem are discussed, at both the circuit and architecture level, the intelligent selection of knobs and monitors in multicore platforms, and systematic design methodologies. The authors demonstrate how new techniques have been applied in real case studies from different applications domain and report on results and conclusions of those experiments. Enables readers to develop performance-dependable heterogeneous multi/many-core architectures Describes system software designs that support high performance dependability requirements Discusses and analyzes low level methodologies to tradeoff conflicting metrics, i.e. power, performance, reliability and thermal management Includes new application design guidelines to improve performance dependability.
650 0 $a High performance processors. $3 1569786
650 0 $a Computing platforms. $3 2118787
650 0 $a Computers $x Reliability. $3 951200
650 1 4 $a Circuits and Systems. $3 896527
650 2 4 $a Processor Architectures. $3 892680
650 2 4 $a Logic Design. $3 892735
700 1 $a Fornaciari, William. $3 3380833
700 1 $a Soudris, Dimitrios. $3 1071506
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
856 4 0 $u https://doi.org/10.1007/978-3-319-91962-1
950 $a Engineering (Springer-11647)