東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Thread and data mapping for multicor...

Cruz, Eduardo H. M.

FindBook

Google Book

Amazon

博客來

Thread and data mapping for multicore systems = improving communication and memory accesses /

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Thread and data mapping for multicore systems/ by Eduardo H. M. Cruz, Matthias Diener, Philippe O. A. Navaux.
其他題名:	improving communication and memory accesses /
作者:	Cruz, Eduardo H. M.
其他作者:	Diener, Matthias.
出版者:	Cham :Springer International Publishing : : 2018.,
面頁冊數:	ix, 54 p. :ill., digital ;24 cm.
內容註:	preface -- chapter 1: introduction -- chapter 2: Sharing-aware mapping and parallel architectures -- chapter 3: Sharing-aware mapping and parallel applications -- chapter 4: Sharing-Aware mapping methods -- chapter 5: Improving performance with Sharing-Aware mapping -- chapter 6: conclusion and research prospects -- index.
Contained By:	Springer eBooks
標題:	Parallel programming (Computer science) -
電子資源:	http://dx.doi.org/10.1007/978-3-319-91074-1
ISBN:	9783319910741

Thread and data mapping for multicore systems = improving communication and memory accesses /
Cruz, Eduardo H. M.

Thread and data mapping for multicore systemsimproving communication and memory accesses /[electronic resource] :by Eduardo H. M. Cruz, Matthias Diener, Philippe O. A. Navaux. - Cham :Springer International Publishing :2018. - ix, 54 p. :ill., digital ;24 cm. - SpringerBriefs in computer science,2191-5768. - SpringerBriefs in computer science..

preface -- chapter 1: introduction -- chapter 2: Sharing-aware mapping and parallel architectures -- chapter 3: Sharing-aware mapping and parallel applications -- chapter 4: Sharing-Aware mapping methods -- chapter 5: Improving performance with Sharing-Aware mapping -- chapter 6: conclusion and research prospects -- index.

This book presents a study on how thread and data mapping techniques can be used to improve the performance of multi-core architectures. It describes how the memory hierarchy introduces non-uniform memory access, and how mapping can be used to reduce the memory access latency in current hardware architectures. On the software side, this book describes the characteristics present in parallel applications that are used by mapping techniques to improve memory access. Several state-of-the-art methods are analyzed, and the benefits and drawbacks of each one are identified.

ISBN: 9783319910741

Standard No.: 10.1007/978-3-319-91074-1doiSubjects--Topical Terms:

653949
Parallel programming (Computer science)

LC Class. No.: QA76.642

Dewey Class. No.: 005.275

Thread and data mapping for multicore systems = improving communication and memory accesses /
LDR:01968nmm a2200325 a 4500 001 2152156
003 DE-He213
005 20180704123915.0
006 m d
007 cr nn 008maaau
008 190403s2018 gw s 0 eng d
020 $a 9783319910741 $q (electronic bk.)
020 $a 9783319910734 $q (paper)
024 7 $a 10.1007/978-3-319-91074-1 $2 doi
035 $a 978-3-319-91074-1
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.642
072 7 $a UK $2 bicssc
072 7 $a COM067000 $2 bisacsh
082 0 4 $a 005.275 $2 23
090 $a QA76.642 $b .C957 2018
100 1 $a Cruz, Eduardo H. M. $3 3338178
245 1 0 $a Thread and data mapping for multicore systems $h [electronic resource] : $b improving communication and memory accesses / $c by Eduardo H. M. Cruz, Matthias Diener, Philippe O. A. Navaux.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2018.
300 $a ix, 54 p. : $b ill., digital ; $c 24 cm.
490 1 $a SpringerBriefs in computer science, $x 2191-5768
505 0 $a preface -- chapter 1: introduction -- chapter 2: Sharing-aware mapping and parallel architectures -- chapter 3: Sharing-aware mapping and parallel applications -- chapter 4: Sharing-Aware mapping methods -- chapter 5: Improving performance with Sharing-Aware mapping -- chapter 6: conclusion and research prospects -- index.
520 $a This book presents a study on how thread and data mapping techniques can be used to improve the performance of multi-core architectures. It describes how the memory hierarchy introduces non-uniform memory access, and how mapping can be used to reduce the memory access latency in current hardware architectures. On the software side, this book describes the characteristics present in parallel applications that are used by mapping techniques to improve memory access. Several state-of-the-art methods are analyzed, and the benefits and drawbacks of each one are identified.
650 0 $a Parallel programming (Computer science) $3 653949
650 0 $a Multiprocessors. $3 653389
650 0 $a Threads (Computer programs) $3 1558584
650 0 $a Digital mapping. $3 559537
650 1 4 $a Computer Science. $3 626642
650 2 4 $a Computer Hardware. $3 892776
650 2 4 $a Software Engineering/Programming and Operating Systems. $3 891214
700 1 $a Diener, Matthias. $3 3338179
700 1 $a Navaux, Philippe O. A. $3 3338180
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
830 0 $a SpringerBriefs in computer science. $3 1567571
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-91074-1
950 $a Computer Science (Springer-11645)