東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Symbolic parallelization of nested l...

Tanase, Alexandru-Petru.

Linked to FindBook

Google Book

Amazon

博客來

Symbolic parallelization of nested loop programs

Record Type:	Electronic resources : Monograph/item
Title/Author:	Symbolic parallelization of nested loop programs/ by Alexandru-Petru Tanase, Frank Hannig, Jurgen Teich.
Author:	Tanase, Alexandru-Petru.
other author:	Hannig, Frank.
Published:	Cham :Springer International Publishing : : 2018.,
Description:	xii, 176 p. :ill., digital ;24 cm.
[NT 15003449]:	Introduction -- Fundamentals and Compiler Framework -- Symbolic Parallelization -- Symbolic Multi-level Parallelization -- On-demand Fault-tolerant Loop Processing -- Conclusions.
Contained By:	Springer eBooks
Subject:	Parallel programming (Computer science) -
Online resource:	http://dx.doi.org/10.1007/978-3-319-73909-0
ISBN:	9783319739090

Symbolic parallelization of nested loop programs
Tanase, Alexandru-Petru.

Symbolic parallelization of nested loop programs[electronic resource] /by Alexandru-Petru Tanase, Frank Hannig, Jurgen Teich. - Cham :Springer International Publishing :2018. - xii, 176 p. :ill., digital ;24 cm.

Introduction -- Fundamentals and Compiler Framework -- Symbolic Parallelization -- Symbolic Multi-level Parallelization -- On-demand Fault-tolerant Loop Processing -- Conclusions.

This book introduces new compilation techniques, using the polyhedron model for the resource-adaptive parallel execution of loop programs on massively parallel processor arrays. The authors show how to compute optimal symbolic assignments and parallel schedules of loop iterations at compile time, for cases where the number of available cores becomes known only at runtime. The compile/runtime symbolic parallelization approach the authors describe reduces significantly the runtime overhead, compared to dynamic or just-in-time compilation. The new, on-demand fault-tolerant loop processing approach described in this book protects loop nests for parallel execution against soft errors.

ISBN: 9783319739090

Standard No.: 10.1007/978-3-319-73909-0doiSubjects--Topical Terms:

653949
Parallel programming (Computer science)

LC Class. No.: QA76.642

Dewey Class. No.: 005.275

Symbolic parallelization of nested loop programs
LDR:01821nmm a2200313 a 4500 001 2133981
003 DE-He213
005 20180222103121.0
006 m d
007 cr nn 008maaau
008 181005s2018 gw s 0 eng d
020 $a 9783319739090 $q (electronic bk.)
020 $a 9783319739083 $q (paper)
024 7 $a 10.1007/978-3-319-73909-0 $2 doi
035 $a 978-3-319-73909-0
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.642
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 005.275 $2 23
090 $a QA76.642 $b .T161 2018
100 1 $a Tanase, Alexandru-Petru. $3 3301991
245 1 0 $a Symbolic parallelization of nested loop programs $h [electronic resource] / $c by Alexandru-Petru Tanase, Frank Hannig, Jurgen Teich.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2018.
300 $a xii, 176 p. : $b ill., digital ; $c 24 cm.
505 0 $a Introduction -- Fundamentals and Compiler Framework -- Symbolic Parallelization -- Symbolic Multi-level Parallelization -- On-demand Fault-tolerant Loop Processing -- Conclusions.
520 $a This book introduces new compilation techniques, using the polyhedron model for the resource-adaptive parallel execution of loop programs on massively parallel processor arrays. The authors show how to compute optimal symbolic assignments and parallel schedules of loop iterations at compile time, for cases where the number of available cores becomes known only at runtime. The compile/runtime symbolic parallelization approach the authors describe reduces significantly the runtime overhead, compared to dynamic or just-in-time compilation. The new, on-demand fault-tolerant loop processing approach described in this book protects loop nests for parallel execution against soft errors.
650 0 $a Parallel programming (Computer science) $3 653949
650 0 $a Computer architecture. $3 559837
650 1 4 $a Engineering. $3 586835
650 2 4 $a Circuits and Systems. $3 896527
650 2 4 $a Processor Architectures. $3 892680
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 893838
700 1 $a Hannig, Frank. $3 2186514
700 1 $a Teich, Jurgen. $3 1072913
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-73909-0
950 $a Engineering (Springer-11647)