東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

New data structures and algorithms f...

Amaru, Luca Gaetano.

FindBook

Google Book

Amazon

博客來

New data structures and algorithms for logic synthesis and verification

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	New data structures and algorithms for logic synthesis and verification/ by Luca Gaetano Amaru.
作者:	Amaru, Luca Gaetano.
出版者:	Cham :Springer International Publishing : : 2017.,
面頁冊數:	xvi, 156 p. :ill. (some col.), digital ;24 cm.
內容註:	Introduction -- Part 1. Logic Representation, Manipulation and Optimization -- Biconditional Logic -- Majority Logic -- Part 2. Logic Satisfiability and Equivalence Checking -- Exploiting Logic Properties to Speedup SAT -- Majority Normal Form Representation and Satisfiability -- Improvements to the Equivalence Checking of Reversible Circuits -- Conclusions.
Contained By:	Springer eBooks
標題:	Data structures (Computer science) -
電子資源:	http://dx.doi.org/10.1007/978-3-319-43174-1
ISBN:	9783319431741

New data structures and algorithms for logic synthesis and verification
Amaru, Luca Gaetano.

New data structures and algorithms for logic synthesis and verification[electronic resource] /by Luca Gaetano Amaru. - Cham :Springer International Publishing :2017. - xvi, 156 p. :ill. (some col.), digital ;24 cm.

Introduction -- Part 1. Logic Representation, Manipulation and Optimization -- Biconditional Logic -- Majority Logic -- Part 2. Logic Satisfiability and Equivalence Checking -- Exploiting Logic Properties to Speedup SAT -- Majority Normal Form Representation and Satisfiability -- Improvements to the Equivalence Checking of Reversible Circuits -- Conclusions.

ISBN: 9783319431741

Standard No.: 10.1007/978-3-319-43174-1doiSubjects--Topical Terms:

527210
Data structures (Computer science)

LC Class. No.: QA76.9.D35

Dewey Class. No.: 005.73

New data structures and algorithms for logic synthesis and verification
LDR:01302nmm a2200301 a 4500 001 2087618
003 DE-He213
005 20160802140310.0
006 m d
007 cr nn 008maaau
008 171013s2017 gw s 0 eng d
020 $a 9783319431741 $q (electronic bk.)
020 $a 9783319431734 $q (paper)
024 7 $a 10.1007/978-3-319-43174-1 $2 doi
035 $a 978-3-319-43174-1
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.D35
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 005.73 $2 23
090 $a QA76.9.D35 $b A485 2017
100 1 $a Amaru, Luca Gaetano. $3 3216639
245 1 0 $a New data structures and algorithms for logic synthesis and verification $h [electronic resource] / $c by Luca Gaetano Amaru.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2017.
300 $a xvi, 156 p. : $b ill. (some col.), digital ; $c 24 cm.
505 0 $a Introduction -- Part 1. Logic Representation, Manipulation and Optimization -- Biconditional Logic -- Majority Logic -- Part 2. Logic Satisfiability and Equivalence Checking -- Exploiting Logic Properties to Speedup SAT -- Majority Normal Form Representation and Satisfiability -- Improvements to the Equivalence Checking of Reversible Circuits -- Conclusions.
650 0 $a Data structures (Computer science) $3 527210
650 0 $a Logic circuits. $3 527270
650 1 4 $a Engineering. $3 586835
650 2 4 $a Circuits and Systems. $3 896527
650 2 4 $a Processor Architectures. $3 892680
650 2 4 $a Logic Design. $3 892735
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-43174-1
950 $a Engineering (Springer-11647)