東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Architectural and Software Optimizat...

Bournoutian, Garo.

FindBook

Google Book

Amazon

博客來

Architectural and Software Optimizations for Next-Generation Heterogeneous Low-Power Mobile Application Processors.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Architectural and Software Optimizations for Next-Generation Heterogeneous Low-Power Mobile Application Processors./
作者:	Bournoutian, Garo.
面頁冊數:	183 p.
附註:	Source: Dissertation Abstracts International, Volume: 75-10(E), Section: B.
Contained By:	Dissertation Abstracts International75-10B(E).
標題:	Engineering, Computer. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3624841
ISBN:	9781303989971

Architectural and Software Optimizations for Next-Generation Heterogeneous Low-Power Mobile Application Processors.
Bournoutian, Garo.

Architectural and Software Optimizations for Next-Generation Heterogeneous Low-Power Mobile Application Processors. - 183 p.

Source: Dissertation Abstracts International, Volume: 75-10(E), Section: B.

Thesis (Ph.D.)--University of California, San Diego, 2014.

This item must not be sold to any third party vendors.

State-of-the-art smartphones and tablets have evolved to the level of having feature-rich applications comparable to those of interactive desktop programs, providing high-quality visual and auditory experiences. Furthermore, mobile processors are becoming increasingly complex in order to respond to this more diverse and demanding application base. Many mobile processors, such as the Qualcomm Snapdragon 800, have begun to include features such as multi-level data caches, complex branch prediction, and multi-core architectures.

ISBN: 9781303989971Subjects--Topical Terms:

1669061
Engineering, Computer.

Architectural and Software Optimizations for Next-Generation Heterogeneous Low-Power Mobile Application Processors.
LDR:03574nmm a2200325 4500 001 2056378
005 20150526083645.5
008 170521s2014 ||||||||||||||||| ||eng d
020 $a 9781303989971
035 $a (MiAaPQ)AAI3624841
035 $a AAI3624841
040 $a MiAaPQ $c MiAaPQ
100 1 $a Bournoutian, Garo. $3 3170132
245 1 0 $a Architectural and Software Optimizations for Next-Generation Heterogeneous Low-Power Mobile Application Processors.
300 $a 183 p.
500 $a Source: Dissertation Abstracts International, Volume: 75-10(E), Section: B.
500 $a Adviser: Alex Orailoglu.
502 $a Thesis (Ph.D.)--University of California, San Diego, 2014.
506 $a This item must not be sold to any third party vendors.
520 $a State-of-the-art smartphones and tablets have evolved to the level of having feature-rich applications comparable to those of interactive desktop programs, providing high-quality visual and auditory experiences. Furthermore, mobile processors are becoming increasingly complex in order to respond to this more diverse and demanding application base. Many mobile processors, such as the Qualcomm Snapdragon 800, have begun to include features such as multi-level data caches, complex branch prediction, and multi-core architectures.
520 $a The high-performance mobile processor domain is unique in a number of ways. The mobile software ecosystem provides a central repository of robust applications that rely on device-specific framework libraries. These devices contain numerous sensors, such as accelerometers, GPS, and proximity detectors. They are always-on and always-connected, continuously communicating and updating information in the background, while also being used for periods of intensive computational tasks like playing video games or providing interactive navigation. The peak performance that is demanded of these devices rivals that of a high-performance desktop, while most of the time a much lower level of performance is required. Given this, heterogeneous processor topologies have been introduced to handle these large swings in performance demands. Additionally, these devices need to be compact and able to easily be carried on a person, so challenges exist in terms of area and heat dissipation. Given this, many of the microarchitectural hardware structures found in these mobile devices are often smaller or less complex than their desktop equivalents.
520 $a This thesis develops a novel three-pronged optimization framework. First, the compiler-device interface is enhanced to allow more high-level application information to be relayed onto the device and underlying microarchitecture. Second, application-specific information is gleaned and used to optimize program execution. Lastly, the microarchitecture itself is augmented to dynamically detect and respond to changes in program execution patterns. The high-level goal of these three approaches is to extend the continuum of the heterogeneous processor topology and provide additional granularity to help deliver the necessary performance for the least amount of power during execution. The proposed optimization framework is shown to improve a broad range of structures, including branch prediction, instruction and data caches, and instruction pipelines.
590 $a School code: 0033.
650 4 $a Engineering, Computer. $3 1669061
650 4 $a Computer Science. $3 626642
650 4 $a Engineering, General. $3 1020744
690 $a 0464
690 $a 0984
690 $a 0537
710 2 $a University of California, San Diego. $b Computer Science and Engineering. $3 1018473
773 0 $t Dissertation Abstracts International $g 75-10B(E).
790 $a 0033
791 $a Ph.D.
792 $a 2014
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3624841