東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Circuit design for reliability

Reis, Ricardo.

Linked to FindBook

Google Book

Amazon

博客來

Circuit design for reliability

Record Type:	Electronic resources : Monograph/item
Title/Author:	Circuit design for reliability/ edited by Ricardo Reis, Yu Cao, Gilson Wirth.
other author:	Reis, Ricardo.
Published:	New York, NY :Springer New York : : 2015.,
Description:	vi, 272 p. :ill. (some col.), digital ;24 cm.
[NT 15003449]:	Introduction -- Recent Trends in Bias Temperature Instability -- Charge trapping phenomena in MOSFETS: From Noise to Bias Temperature Instability -- Atomistic Simulations on Reliability -- On-chip characterization of statistical device degradation -- Circuit Resilience Roadmap -- Layout Aware Electromigration Analysis of Power/Ground Networks -- Power-Gating for Leakage Control and Beyond -- Soft Error Rate and Fault Tolerance Techniques for FPGAs.
Contained By:	Springer eBooks
Subject:	Integrated circuits - Design and construction. -
Online resource:	http://dx.doi.org/10.1007/978-1-4614-4078-9
ISBN:	9781461440789 (electronic bk.)

Circuit design for reliability
Circuit design for reliability[electronic resource] /edited by Ricardo Reis, Yu Cao, Gilson Wirth. - New York, NY :Springer New York :2015. - vi, 272 p. :ill. (some col.), digital ;24 cm.

Introduction -- Recent Trends in Bias Temperature Instability -- Charge trapping phenomena in MOSFETS: From Noise to Bias Temperature Instability -- Atomistic Simulations on Reliability -- On-chip characterization of statistical device degradation -- Circuit Resilience Roadmap -- Layout Aware Electromigration Analysis of Power/Ground Networks -- Power-Gating for Leakage Control and Beyond -- Soft Error Rate and Fault Tolerance Techniques for FPGAs.

This book presents physical understanding, modeling and simulation, on-chip characterization, layout solutions, and design techniques that are effective to enhance the reliability of various circuit units. The authors provide readers with techniques for state of the art and future technologies, ranging from technology modeling, fault detection and analysis, circuit hardening, and reliability management. Provides comprehensive review on various reliability mechanisms at sub-45nm nodes; Describes practical modeling and characterization techniques for reliability; Includes thorough presentation of robust design techniques for major VLSI design units; Promotes physical understanding with first-principle simulations.

ISBN: 9781461440789 (electronic bk.)

Standard No.: 10.1007/978-1-4614-4078-9doiSubjects--Topical Terms:

658490
Integrated circuits
--Design and construction.

LC Class. No.: TK7874

Dewey Class. No.: 621.3815

Circuit design for reliability
LDR:02114nmm a2200313 a 4500 001 1993530
003 DE-He213
005 20150714092118.0
006 m d
007 cr nn 008maaau
008 151019s2015 nyu s 0 eng d
020 $a 9781461440789 (electronic bk.)
020 $a 9781461440772 (paper)
024 7 $a 10.1007/978-1-4614-4078-9 $2 doi
035 $a 978-1-4614-4078-9
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7874
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 621.3815 $2 23
090 $a TK7874 $b .C578 2015
245 0 0 $a Circuit design for reliability $h [electronic resource] / $c edited by Ricardo Reis, Yu Cao, Gilson Wirth.
260 $a New York, NY : $b Springer New York : $b Imprint: Springer, $c 2015.
300 $a vi, 272 p. : $b ill. (some col.), digital ; $c 24 cm.
505 0 $a Introduction -- Recent Trends in Bias Temperature Instability -- Charge trapping phenomena in MOSFETS: From Noise to Bias Temperature Instability -- Atomistic Simulations on Reliability -- On-chip characterization of statistical device degradation -- Circuit Resilience Roadmap -- Layout Aware Electromigration Analysis of Power/Ground Networks -- Power-Gating for Leakage Control and Beyond -- Soft Error Rate and Fault Tolerance Techniques for FPGAs.
520 $a This book presents physical understanding, modeling and simulation, on-chip characterization, layout solutions, and design techniques that are effective to enhance the reliability of various circuit units. The authors provide readers with techniques for state of the art and future technologies, ranging from technology modeling, fault detection and analysis, circuit hardening, and reliability management. Provides comprehensive review on various reliability mechanisms at sub-45nm nodes; Describes practical modeling and characterization techniques for reliability; Includes thorough presentation of robust design techniques for major VLSI design units; Promotes physical understanding with first-principle simulations.
650 0 $a Integrated circuits $x Design and construction. $3 658490
650 0 $a Integrated circuits $x Reliability. $3 672895
650 1 4 $a Engineering. $3 586835
650 2 4 $a Circuits and Systems. $3 896527
650 2 4 $a Quality Control, Reliability, Safety and Risk. $3 891027
650 2 4 $a Computer-Aided Engineering (CAD, CAE) and Design. $3 892568
700 1 $a Reis, Ricardo. $3 833058
700 1 $a Cao, Yu. $3 1058211
700 1 $a Wirth, Gilson. $3 2055931
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-1-4614-4078-9
950 $a Engineering (Springer-11647)