東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

A Compute Capable SSD Architecture f...

De, Arup.

FindBook

Google Book

Amazon

博客來

A Compute Capable SSD Architecture for Next-Generation Non-volatile Memories.

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	A Compute Capable SSD Architecture for Next-Generation Non-volatile Memories./
作者:	De, Arup.
面頁冊數:	107 p.
附註:	Source: Dissertation Abstracts International, Volume: 75-10(E), Section: B.
Contained By:	Dissertation Abstracts International75-10B(E).
標題:	Computer Science. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3624849
ISBN:	9781303990076

A Compute Capable SSD Architecture for Next-Generation Non-volatile Memories.
De, Arup.

A Compute Capable SSD Architecture for Next-Generation Non-volatile Memories. - 107 p.

Source: Dissertation Abstracts International, Volume: 75-10(E), Section: B.

Thesis (Ph.D.)--University of California, San Diego, 2014.

Existing storage technologies (e.g., disks and flash) are failing to cope with the processor and main memory speed and are limiting the overall performance of many large scale I/O or data-intensive applications. Emerging fast byte-addressable non-volatile memory (NVM) technologies, such as phase-change memory (PCM), spin-transfer torque memory (STTM) and memristor are very promising and are approaching DRAM-like performance with lower power consumption and higher density as process technology scales. These new memories are narrowing down the performance gap between the storage and the main memory and are putting forward challenging problems on existing SSD architecture, I/O interface (e.g, SATA, PCIe) and software. This dissertation addresses those challenges and presents a novel SSD architecture called XSSD. XSSD offloads computation in storage to exploit fast NVMs and reduce the redundant data traffic across the I/O bus. XSSD offers a flexible RPC-based programming framework that developers can use for application development on SSD without dealing with the complication of the underlying architecture and communication management. We have built a prototype of XSSD on the BEE3 FPGA prototyping system. We implement various data-intensive applications and achieve speedup and energy efficiency of 1.5-8.9X and 1.7-10.27X respectively.

ISBN: 9781303990076Subjects--Topical Terms:

626642
Computer Science.

A Compute Capable SSD Architecture for Next-Generation Non-volatile Memories.
LDR:02501nam a2200301 4500 001 1968342
005 20141203120946.5
008 150210s2014 ||||||||||||||||| ||eng d
020 $a 9781303990076
035 $a (MiAaPQ)AAI3624849
035 $a AAI3624849
040 $a MiAaPQ $c MiAaPQ
100 1 $a De, Arup. $3 2105491
245 1 2 $a A Compute Capable SSD Architecture for Next-Generation Non-volatile Memories.
300 $a 107 p.
500 $a Source: Dissertation Abstracts International, Volume: 75-10(E), Section: B.
500 $a Advisers: Rajesh Gupta; Steven Swanson.
502 $a Thesis (Ph.D.)--University of California, San Diego, 2014.
520 $a Existing storage technologies (e.g., disks and flash) are failing to cope with the processor and main memory speed and are limiting the overall performance of many large scale I/O or data-intensive applications. Emerging fast byte-addressable non-volatile memory (NVM) technologies, such as phase-change memory (PCM), spin-transfer torque memory (STTM) and memristor are very promising and are approaching DRAM-like performance with lower power consumption and higher density as process technology scales. These new memories are narrowing down the performance gap between the storage and the main memory and are putting forward challenging problems on existing SSD architecture, I/O interface (e.g, SATA, PCIe) and software. This dissertation addresses those challenges and presents a novel SSD architecture called XSSD. XSSD offloads computation in storage to exploit fast NVMs and reduce the redundant data traffic across the I/O bus. XSSD offers a flexible RPC-based programming framework that developers can use for application development on SSD without dealing with the complication of the underlying architecture and communication management. We have built a prototype of XSSD on the BEE3 FPGA prototyping system. We implement various data-intensive applications and achieve speedup and energy efficiency of 1.5-8.9X and 1.7-10.27X respectively.
520 $a This dissertation also compares XSSD with previous work on intelligent storage and intelligent memory. The existing ecosystem and these new enabling technologies make this system more viable than earlier ones.
590 $a School code: 0033.
650 4 $a Computer Science. $3 626642
650 4 $a Engineering, Computer. $3 1669061
650 4 $a Engineering, General. $3 1020744
690 $a 0984
690 $a 0464
690 $a 0537
710 2 $a University of California, San Diego. $b Computer Science and Engineering. $3 1018473
773 0 $t Dissertation Abstracts International $g 75-10B(E).
790 $a 0033
791 $a Ph.D.
792 $a 2014
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3624849