東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Background digital calibration of SA...

Wang, Guanhua.

Linked to FindBook

Google Book

Amazon

博客來

Background digital calibration of SAR ADC with fast FPGA emulation.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Background digital calibration of SAR ADC with fast FPGA emulation./
Author:	Wang, Guanhua.
Description:	62 p.
Notes:	Source: Masters Abstracts International, Volume: 52-02.
Contained By:	Masters Abstracts International52-02(E).
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1545570
ISBN:	9781303406454

Background digital calibration of SAR ADC with fast FPGA emulation.
Wang, Guanhua.

Background digital calibration of SAR ADC with fast FPGA emulation. - 62 p.

Source: Masters Abstracts International, Volume: 52-02.

Thesis (M.S.E.E.)--The University of Texas at Dallas, 2013.

This dissertation presents a background calibration technique of successive approximation register (SAR) analog-to-digital converter (ADC) and a FPGA emulation platform for fast verification. The bit-weight calibration of a sub-binary weighted SAR ADC is based on the internal redundancy dithering (IRD) technique. A coarse ADC is employed as the reference path to remove the input interference problem in correlation-based background calibration. A custom FPGA emulation platform is developed to verify the proposed calibration approach, which achieves a 3000 speedup for the same simulation executed on a general-purpose microprocessor. Emulation results show that the signal-to-noise plus distortion ratio (SNDR) and spurious-free dynamic range (SFDR) are improved from 56dB to 89dB and 64dB to 115dB, respectively, for a sub-binary-weighted 16-bit SAR ADC with 1% DAC mismatch errors.

ISBN: 9781303406454Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Background digital calibration of SAR ADC with fast FPGA emulation.
LDR:01714nam a2200265 4500 001 1964486
005 20141010092501.5
008 150210s2013 ||||||||||||||||| ||eng d
020 $a 9781303406454
035 $a (MiAaPQ)AAI1545570
035 $a AAI1545570
040 $a MiAaPQ $c MiAaPQ
100 1 $a Wang, Guanhua. $3 2100947
245 1 0 $a Background digital calibration of SAR ADC with fast FPGA emulation.
300 $a 62 p.
500 $a Source: Masters Abstracts International, Volume: 52-02.
500 $a Adviser: Yun Chiu.
502 $a Thesis (M.S.E.E.)--The University of Texas at Dallas, 2013.
520 $a This dissertation presents a background calibration technique of successive approximation register (SAR) analog-to-digital converter (ADC) and a FPGA emulation platform for fast verification. The bit-weight calibration of a sub-binary weighted SAR ADC is based on the internal redundancy dithering (IRD) technique. A coarse ADC is employed as the reference path to remove the input interference problem in correlation-based background calibration. A custom FPGA emulation platform is developed to verify the proposed calibration approach, which achieves a 3000 speedup for the same simulation executed on a general-purpose microprocessor. Emulation results show that the signal-to-noise plus distortion ratio (SNDR) and spurious-free dynamic range (SFDR) are improved from 56dB to 89dB and 64dB to 115dB, respectively, for a sub-binary-weighted 16-bit SAR ADC with 1% DAC mismatch errors.
590 $a School code: 0382.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 $a The University of Texas at Dallas. $b Electrical Engineering. $3 1679269
773 0 $t Masters Abstracts International $g 52-02(E).
790 $a 0382
791 $a M.S.E.E.
792 $a 2013
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1545570