東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Novel Methods of Augmenting High Per...

Valamehr, Jonathan Kaveh.

Linked to FindBook

Google Book

Amazon

博客來

Novel Methods of Augmenting High Performance Processors with Security Hardware.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Novel Methods of Augmenting High Performance Processors with Security Hardware./
Author:	Valamehr, Jonathan Kaveh.
Description:	165 p.
Notes:	Source: Dissertation Abstracts International, Volume: 75-01(E), Section: B.
Contained By:	Dissertation Abstracts International75-01B(E).
Subject:	Engineering, Computer. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3596276
ISBN:	9781303427282

Novel Methods of Augmenting High Performance Processors with Security Hardware.
Valamehr, Jonathan Kaveh.

Novel Methods of Augmenting High Performance Processors with Security Hardware. - 165 p.

Source: Dissertation Abstracts International, Volume: 75-01(E), Section: B.

Thesis (Ph.D.)--University of California, Santa Barbara, 2013.

When developing a microprocessor, designers are asked to balance a growing number of tradeoffs for a system's intended set of applications. These design decisions, such as sharing cache space between cores, are often statically defined and limit the usability of the processor for other applications. Since processor manufacturers are economically influenced, most resulting designs show a strong affinity towards optimizing common design goals such as high performance and low power usage. Unfortunately, other design aspects can be overlooked or ignored entirely, which is problematic as we enter a new era of computing where processors play an important role in critical systems and security becomes a paramount concern.

ISBN: 9781303427282Subjects--Topical Terms:

1669061
Engineering, Computer.

Novel Methods of Augmenting High Performance Processors with Security Hardware.
LDR:03216nam a2200301 4500 001 1960606
005 20140623111239.5
008 150210s2013 ||||||||||||||||| ||eng d
020 $a 9781303427282
035 $a (MiAaPQ)AAI3596276
035 $a AAI3596276
040 $a MiAaPQ $c MiAaPQ
100 1 $a Valamehr, Jonathan Kaveh. $3 2096298
245 1 0 $a Novel Methods of Augmenting High Performance Processors with Security Hardware.
300 $a 165 p.
500 $a Source: Dissertation Abstracts International, Volume: 75-01(E), Section: B.
500 $a Adviser: Timothy P. Sherwood.
502 $a Thesis (Ph.D.)--University of California, Santa Barbara, 2013.
520 $a When developing a microprocessor, designers are asked to balance a growing number of tradeoffs for a system's intended set of applications. These design decisions, such as sharing cache space between cores, are often statically defined and limit the usability of the processor for other applications. Since processor manufacturers are economically influenced, most resulting designs show a strong affinity towards optimizing common design goals such as high performance and low power usage. Unfortunately, other design aspects can be overlooked or ignored entirely, which is problematic as we enter a new era of computing where processors play an important role in critical systems and security becomes a paramount concern.
520 $a To ensure the appropriate security policies are enforced on high assurance systems, designers must often undertake the time-consuming task of redesigning processors from the ground up. This is a cumbersome task and increases in difficulty with an ever-changing threat model with which these systems are concerned. While the resulting systems are successful in mitigating security problems, they pale in comparison to their commercial counterparts in terms of performance. Ideally, the low-cost and high-performance parts being manufactured today for the average user can be leveraged in a system processing data and executing code of mixed trust. In an effort to counter the current state of computing where processors lack security functionality and configurability, new design directions are needed to create processors that can be retrofitted with new hardware in response to different usage models. This dissertation focuses on discovering and analyzing methods of extending an existing design to cater to applications past the one it was originally developed for, with a concentration on security. We show that the functionality of a processor can be extended after making minimal changes to its design. We introduce several novel methods of adding security hardware to processors through the use of 3-D Integration, resulting in processors that are secure without sacrificing performance. We also show how these same methods can be used to make a processor extensible in its computational abilities by augmenting the Instruction Set Architecture (ISA).
590 $a School code: 0035.
650 4 $a Engineering, Computer. $3 1669061
650 4 $a Computer Science. $3 626642
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0464
690 $a 0984
690 $a 0544
710 2 $a University of California, Santa Barbara. $b Electrical and Computer Engineering. $3 2095334
773 0 $t Dissertation Abstracts International $g 75-01B(E).
790 $a 0035
791 $a Ph.D.
792 $a 2013
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3596276